A Precharge-Absorbed DPL Logic for Reducing Early Propagation Effects on FPGA Implementations

He, Wei and Torre Arnanz, Eduardo de la and Riesgo Alcaide, Teresa (2011). A Precharge-Absorbed DPL Logic for Reducing Early Propagation Effects on FPGA Implementations. In: "2011 International Conference on Reconfigurable Computing and FPGAs, RECONFIG '11", 30/11/2011 - 02/12/2011, Cancú, México. ISBN 978-0-7695-4551-6.

Description

Title: A Precharge-Absorbed DPL Logic for Reducing Early Propagation Effects on FPGA Implementations
Author/s:
  • He, Wei
  • Torre Arnanz, Eduardo de la
  • Riesgo Alcaide, Teresa
Item Type: Presentation at Congress or Conference (Article)
Event Title: 2011 International Conference on Reconfigurable Computing and FPGAs, RECONFIG '11
Event Dates: 30/11/2011 - 02/12/2011
Event Location: Cancú, México
Title of Book: Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, RECONFIG '11
Date: 2011
ISBN: 978-0-7695-4551-6
Subjects:
Faculty: E.T.S.I. Industriales (UPM)
Department: Automática, Ingeniería Electrónica e Informática Industrial [hasta 2014]
Creative Commons Licenses: Recognition - No derivative works - Non commercial

Full text

[img]
Preview
PDF - Requires a PDF viewer, such as GSview, Xpdf or Adobe Acrobat Reader
Download (1MB) | Preview

Abstract

In this paper, a new countermeasure against power and electromagnetic (EM) Side Channel Attacks (SCA) on FPGA implemented cryptographic algorithms is proposed. This structure mainly focuses on a critical vulnerability, Early Evaluation, also known as Early Propagation Effect (EPE), which exists in most conventional SCA-hardened DPL (Dual-rail with Precharge Logic) solutions. The main merit of this proposal is that the EPE can be effectively prevented by using a synchronized non regular precharge network, which maintains identical routing between the original and mirror parts, where costs and design complexity compared with previous EPE-resistant countermeasures are reduced, while security level is not sacrificed. Another advantage for our Precharge Absorbed(PA) - DPL method is that its Dual-Core style (independent architecture for true and false parts) could be generated using partial reconfiguration. This helps to get a dynamic security protection with better energy planning. That means system only keeps the true part which fulfills the normal en/decryption task in low security level, and reconfigures the false parts once high security level is required. A relatively limited clock speed is a compromise, since signal propagation is restricted to a portion of the clock period. In this paper, we explain the principles of PA-DPL and provide the guidelines to design this structure. We experimentally validate our methods in a minimized AES co-processor on Xilinx Virtex-5 board using electromagnetic (EM) attacks.

More information

Item ID: 12223
DC Identifier: http://oa.upm.es/12223/
OAI Identifier: oai:oa.upm.es:12223
Official URL: http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6128580
Deposited by: Memoria Investigacion
Deposited on: 28 Aug 2012 11:32
Last Modified: 21 Apr 2016 11:26
  • Logo InvestigaM (UPM)
  • Logo GEOUP4
  • Logo Open Access
  • Open Access
  • Logo Sherpa/Romeo
    Check whether the anglo-saxon journal in which you have published an article allows you to also publish it under open access.
  • Logo Dulcinea
    Check whether the spanish journal in which you have published an article allows you to also publish it under open access.
  • Logo de Recolecta
  • Logo del Observatorio I+D+i UPM
  • Logo de OpenCourseWare UPM