Accelerating FPGA-based evolution of wavelet transform filters by optimized task scheduling

Ruben Salvador, Alberto Vidal, Felix Moreno, Teresa Riesgo, Lukas Sekanina

ABSTRACT

Adaptive embedded systems are required in various applications. This work addresses these needs in the area of adaptive image compression in FPGA devices. A simplified version of an evolution strategy is utilized to optimize wavelet filters of a Discrete Wavelet Transform algorithm. We propose an adaptive image compression system in FPGA where optimized memory architecture, parallel processing and optimized task scheduling allow reducing the time of evolution. The proposed solution has been extensively evaluated in terms of the quality of compression as well as the processing time. The proposed architecture reduces the time of evolution by 44% compared to our previous reports while maintaining the quality of compression unchanged with respect to existing implementations. The system is able to find an optimized set of wavelet filters in less than 2 min whenever the input type of data changes.

1. Introduction

One of the current design challenges in embedded systems engineering is the implementation of adaptation capabilities. Using previous compression standards like JPEG, which relied in the Discrete Cosine Transform (DCT) for its transform stage prevented from implementing this adaptation at the transform level. However, JPEG 2000 [1] switched to the Discrete Wavelet Transform (DWT) [2], which opened up a very interesting possibility for this task to be tackled.

DWT is a very useful tool for (adaptive) image compression algorithms, since it provides a transform framework that can be adapted to the type of images being handled. This feature allows performance improvement of the transform according to each particular type of image so that improved compression (in terms of quality vs size) can be achieved, depending on the wavelet used. Besides, the proposal of the Lifting Scheme by Sweldens [3] widened the possibilities of the DWT by making the custom construction of wavelets possible with this computation scheme.

Having a system able to adapt its compression performance according to the type of images being handled, may help in, for example, the calibration of image processing systems. Such a system would be able to self-calibrate when it is deployed in different environments (even to adapt through its operational life) and has to deal with different types of images. Certain tunings to the transform coefficients may help in increasing the quality of the transform, and, consequently, the quality of the compression.

Most of the various approaches previously followed by other authors in the search for this transform adaptivity are based on the mathematical foundations of wavelets and multi-resolution analysis. In contrast, a new line of research was opened in previous works by Grasemann and Miikkulainen [4] and Moore [5] which makes use of bio-inspired algorithms, such as Evolutionary Algorithms (EAs), as a design/optimization tool to help to find new wavelet filters adapted to specific types of input data. For this reason, it is the whole system that is being adapted and no extra computing effort is added to the transform computation algorithm, such as classical adaptive lifting techniques propose. Hence, the proposal focuses on the implementation of new ways for the automatic design of a complete new set of wavelet filters. However, these proposals demanded a huge amount of computing resources available to produce suitable results in a certainly high computing time.

Following this approach of using Evolutionary Computation to design new wavelet filters, our proposal is focused on embedding these ideas in FPGA devices, enabling the implementation of adaptive wavelet transforms in embedded systems. Therefore, our first approach dealt with the simplification of the algorithm to find a trade-off between computing effort and search performance. Once a suitable EA and its corresponding set of parameters was found, a
2. Overview of related concepts

2.1. Discrete Wavelet Transform

The DWT is a multi-resolution analysis (MRA) tool widely used in signal processing due to its joint time–frequency signal analysis characteristics that concentrates the signal energy into fewer coefficients to increase the degree of compression when the data is encoded. For a general introduction to wavelet based MRA analysis see [6].

The Lifting Scheme (LS), introduced by Sweldens [3], reduces the computational cost of the transform as required by the Fast Wavelet Transform (FWT) algorithm and facilitates the construction of custom wavelets for very specific and different types of data. Besides, it is really well suited for the task of using an EA to encode wavelets, since any random combination of lifting steps will encode a valid wavelet, what guarantees perfect reconstruction [3,7].

Fig. 1 shows the basic LS, which consists of three stages (also called lifting steps): Split (also called Lazy Wavelet) divides the input data into two smaller subsets, $s_{ji}$ and $d_{ji}$ which usually correspond with the even and odd samples. The Predict and Update stages, also called lifting filters, are computed as in (1). Although not shown in Fig. 1, at the end of each transform level two normalization factors are defined by the Lifting Scheme if, for example, energy conservation is intended [8]. An advantage of the Lifting Scheme is that it defines a perfectly invertible transform by just doing a reversal of the forward transform operations order (Update, Predict, Merge) and a simple swap of plus and minus signs.

\[
\begin{align*}
\text{Update, Predict, doing a reversal of the forward transform operations order} \\
\text{energy conservation is intended [8]. An advantage of the Lifting Scheme} \\
\text{also called Divides the in–Split Lazy Wavelet} \\
\text{code a valid wavelet, what guarantees perfect reconstruction } [3,7]. \\
\text{wavelets, since any random combination of lifting steps will encode a valid wavelet, what guarantees perfect reconstruction } [3,7]. \\
\text{Algorithm 1. Lifting Scheme} \\
\text{for } j = 1, n \\
\quad s_{j+1} = \text{Split}(s_{j}) \\
\quad d_{j+1} = d_{j} + P(s_{j}) \\
\quad s_{j} = s_{j} + U(d_{j}) \\
\end{align*}
\]

2.2. Bio-inspired optimization with Evolutionary Computation

Evolutionary Computation (EC) [9] is a sub-field of Artificial Intelligence (AI) that consists of a series of biologically inspired search and optimization algorithms that evolve iteratively better and better solutions. It involves techniques inspired by biological evolution mechanisms such as reproduction, mutation, recombination, natural selection and survival of the fittest.

An Evolution Strategy (ES) is one of the fundamental algorithms among Evolutionary Algorithms (EA) that utilize a population of candidate solutions and bio-inspired operators to search for a target solution. ES is primarily used for optimization of real-valued vectors. The algorithm operators are iteratively applied within a loop, where each loop run is called a generation ($g$), until a termination criterion is met.

So-called variation operators (mutation and recombination) create the necessary diversity and thereby facilitate novelty while selection acts as a force pushing quality since individuals are selected according to the fitness figure scored in the evaluation phase. Mutation delivers a (slightly) modified mutant causing a random, unbiased change, while recombination merges (random) information from two (or more) parents. For real-valued search spaces, mutation is normally performed by adding a normally (Gaussian) distributed random value to each component under variation (i.e., to each parameter encoded in the individuals). Algorithm 2 shows a pseudo-code description of a typical ES.

The canonical versions of the ES are denoted by $(\mu/\mu, \lambda)$-ES and $(\mu/\mu + \lambda)$-ES, where $\mu$ denotes the number of parents (parent population, $P_\mu$), $\rho \leq \mu$ the mixing number (i.e., the number of parents involved in the procreation of an offspring), and $\lambda$ the number of offspring (offspring population, $P_\lambda$). The parents are deterministically selected from the set of either the offspring, referred to as comma-selection ($\mu < \lambda$), or both the parents and offspring, referred to as plus-selection. Selection is based on the ranking of the individuals' fitness ($F$) (which measures the performance of that solution) taking the $\mu$ best individuals. Once selected, $p$ out of the $\mu$ parents ($R_\mu$) are recombined to produce an offspring individual ($R_\lambda$) using intermediate recombination, where the parameters of the selected parents are averaged, or randomly chosen if discrete recombination is used. Each ES individual $a := (y, s)$ comprises the object parameter vector $y$ to be optimized and a set of strategy parameters $s$, which coevolve (and are therefore being adapted themselves) with the solution. This is a particular feature of ES called self-adaptation. For a general description of the $(\mu/\mu + \lambda)$-ES see [10].
3. Previous work on evolution in FPGAs and Evolved Wavelets

As analysed in the previous sections, this work involves three main disciplines, i.e., Evolutionary Computation, Image Processing and FPGAs as implementation platforms. Therefore, the review of the State of the Art will focus on a somehow combined analysis of this three different subjects.

3.1. Evolvable Systems in FPGAs

Regarding the implementation of Evolvable Systems in FPGAs, this typically serves either in the fitness calculation task or as a single-chip evolvable platform. In the former case, the FPGA is configured externally by a computer (or any other system such as a Digital Signal Processor) where the genetic operations are carried out. Table 1 provides numerous examples of FPGA implementations of digital evolvable systems. One can identify the following components in all systems; the array of reconfigurable elements, evolutionary algorithm (i.e., genetic operations), fitness calculation unit and controller.

The problem domain determines the type of reconfigurable elements. In some cases the evolution is performed directly with reconfigurable cells of the FPGA (e.g., at the level of frames); in other cases a kind of virtual reconfigurable circuit (VRC) [11], which is an application specific reconfiguration layer featuring application specific programmable elements built on top of the FPGA is utilized. The EA and fitness calculation unit can be implemented either as application specific circuits or as software running either in a personal computer or in an on-chip embedded processor. Recent implementations have employed native reconfiguration provided by the Internal Configuration Access Port (ICAP) in Xilinx FPGAs. In some cases, multiple instances of fitness units have been utilized to speed up evolution. Note that the \( k \times HW \) means in Table 1 that \( k \) instances of the fitness unit were implemented.

This quick overview on evolvable systems in FPGAs gives a hint on the various approaches followed by the research community in the quest of two main objectives. First, the use of FPGAs to accelerate the evolution of digital circuits (as a machine-guided design process rather than human engineered) so that the proposed solution is later on implemented in the final system. And secondly, the use of the FPGA as the evolvable platform itself. In Table 1 a distinction is made on the basis of external or internal reconfiguration. The former approach only allows for the first objective, since the EA is implemented outside the final system. By the contrary, the latter approach, which involves conferring the system the ability to reconfigure itself somehow, also builds the foundations for self-adaptive systems. However, most implementations up to date which make use of internal reconfiguration have just dealt mainly with the acceleration of the evolutionary design process.

3.2. Evolutionary Wavelet Design

In the Introduction Section it was already proposed that the way to accomplish adaptivity within the scope of this work does not use the mathematical foundations of wavelets, which falls into the known as adaptive lifting field. This approach mainly involves

---

**Algorithm 2. \((\mu/\rho+\lambda)\)-ES**

1: \(g = 0\)
2: Initialize \(P_0^{(\rho)} = \{(y_m, s_m), m = 1, \ldots, \mu\}\)
3: Evaluate \(P_0^{(\rho)}\)
4: While not termination condition do
   5: \(\text{for } l = 1, \ldots, \lambda \text{ do}
   6: \(\mathcal{R} \leftarrow \text{Draw } \rho \text{ parents from } P_0^{(\rho)}\)
   7: \(r_i \leftarrow \text{recombine}(\mathcal{R})\)
   8: \((y_i, s_i) \leftarrow \text{mutate}(r_i)\)
   9: \(\mathcal{F}_i \leftarrow \text{evaluate}(y_i)\)
10: \(\text{end for}\)
11: \(P_0^{(\rho+1)} \leftarrow \{(y_i, s_i), l = 1, \ldots, \lambda\}\)
12: \(P_0^{(\rho+1)} \leftarrow \text{selection}(P_0^{(\rho)}, P_0^{(\rho)}, \mu, \lambda)\)
13: \(g \leftarrow g + 1\)
14: While end

---

**Table 1**

<table>
<thead>
<tr>
<th>References</th>
<th>Application</th>
<th>Platform</th>
<th>EA</th>
<th>Fitness</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td><strong>External reconfiguration</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>[12]</td>
<td>Tone discriminator</td>
<td>XCG216 logic</td>
<td>PC</td>
<td>PC</td>
</tr>
<tr>
<td>[13]</td>
<td>Oscillators</td>
<td>XCG216 logic</td>
<td>PC</td>
<td>PC</td>
</tr>
<tr>
<td>[14]</td>
<td>Sorting networks</td>
<td>XCG216 logic</td>
<td>PC</td>
<td>HW</td>
</tr>
<tr>
<td>[15]</td>
<td>Arithmetic circuits</td>
<td>Virtex CLB</td>
<td>PC</td>
<td>PC</td>
</tr>
<tr>
<td>[16]</td>
<td>Image filters</td>
<td>VRC @ XCV1000</td>
<td>HW</td>
<td>HW</td>
</tr>
<tr>
<td>[17]</td>
<td>IIR filters</td>
<td>VRC @ XCV600E</td>
<td>DSP</td>
<td>DSP</td>
</tr>
<tr>
<td>[18]</td>
<td>FT* arith. circuits</td>
<td>Virtex II Pro logic</td>
<td>PC</td>
<td>PC</td>
</tr>
<tr>
<td></td>
<td><strong>Internal reconfiguration</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>[19]</td>
<td>IIR filters</td>
<td>Register values</td>
<td>HW</td>
<td>HW</td>
</tr>
<tr>
<td>[20]</td>
<td>Logic circuits</td>
<td>VRC @ XCV2000</td>
<td>HW</td>
<td>HW</td>
</tr>
<tr>
<td>[21]</td>
<td>Image filters</td>
<td>VRC @ XCV3000</td>
<td>HW</td>
<td>HW</td>
</tr>
<tr>
<td>[22]</td>
<td>Hash functions</td>
<td>VRC @ XCV4VP20</td>
<td>HW</td>
<td>HW</td>
</tr>
<tr>
<td>[23]</td>
<td>Cellular automaton</td>
<td>Virtex II CLB</td>
<td>MicroBlaze</td>
<td>MicroBlaze</td>
</tr>
<tr>
<td>[24]</td>
<td>Image filters</td>
<td>VRC @ XCV2050</td>
<td>PowerPC</td>
<td>PowerPC</td>
</tr>
<tr>
<td>[25]</td>
<td>CGP accelerator</td>
<td>VRC @ XCV2050</td>
<td>PowerPC</td>
<td>PowerPC</td>
</tr>
<tr>
<td>[26]</td>
<td>Face recognition</td>
<td>VRC @ XCV2050</td>
<td>MicroBlaze</td>
<td>MicroBlaze</td>
</tr>
<tr>
<td>[27]</td>
<td>Sonar spectrum class.</td>
<td>VRC @ XCV2050</td>
<td>PowerPC</td>
<td>PowerPC</td>
</tr>
<tr>
<td>[28]</td>
<td>Artich. circuits</td>
<td>VRC @ XCV2000</td>
<td>HW</td>
<td>2 x HW</td>
</tr>
<tr>
<td>[29]</td>
<td>Image filters, class.</td>
<td>VRC @ XCV2000</td>
<td>HW</td>
<td>HW</td>
</tr>
<tr>
<td>[30]</td>
<td>Const. Coef. Mult.</td>
<td>VRC @ XCV2050</td>
<td>HW</td>
<td>HW</td>
</tr>
<tr>
<td>[31]</td>
<td>CGP accelerator</td>
<td>VRC @ XCV5100</td>
<td>PowerPC</td>
<td>4 x HW</td>
</tr>
<tr>
<td>[32]</td>
<td>Small comb. circuits</td>
<td>Virtex II logic</td>
<td>PowerPC</td>
<td>16 x HW</td>
</tr>
<tr>
<td>[33]</td>
<td>Image compression</td>
<td>Register values</td>
<td>PowerPC</td>
<td>HW</td>
</tr>
</tbody>
</table>

* Fault Tolerant.
the adaptation of the transform to the local properties of the signal on the fly, which implies an extra computational effort to detect the singularities of the signal and, afterwards, apply the transform itself.

By the contrary, our objective is to obtain a complete new set of filters using EC techniques to build up a new wavelet transform, which will eventually be adapted to a specific type of signal. Therefore, the general Lifting Scheme still applies, which has the advantage of keeping the computational complexity of the transform at a minimum (just as defined by the LS). This is the reason why this first review of the State of the Art concentrates on evolutionary design of wavelet filters.

This work is a continuation of [34], which uses the original idea of combining the lifting technique with EA for designing wavelets proposed by Grasemann and Mikkulainen [35]. Their original contributions are two; the use of a Genetic Algorithm (GA) to encode wavelets as a sequence of lifting steps and the proposal of an idealized version of a transform coder to save time in the complex evaluation method used (which involved computing a number of times the Peak Signal to Noise Ratio (PSNR) for one individual combined with other individuals from each of one of the parallel subpopulations). They propose using only a certain percentage of the largest coefficients (which involves a previous ordering stage) for reconstruction.

The GA used had parallel evolving populations (coevolutionary GA). The evaluation consisted of 80 runs, each of which took approximately 45 min on a 3 GHz Xeon processor. The results obtained in this work outperformed the considered state-of-the-art wavelet for fingerprint image compression, the D9/7 wavelet used by the FBI, in 0.75 dB. The type of images used to adapt the wavelet to is the set of 80 images from the FVC2000 fingerprint verification competition [36].

Works reported by Babb, Moore and co-workers can be considered the current state of the art in the use of EC for image transform design [37-40]. After using a GA algorithm in their previous works, the authors finally propose the use of an ES, outperforming their previous results, but keep on encoding wavelets as filters for the FWT, instead of the LS. The milestones followed in their research are summarized in the next list.

1. Evolve the inverse transform for digital photographs under conditions subject to quantization.
2. Evolve matched forward and inverse transform pairs.
3. Evolve coefficients for three and four level MRA transforms.
4. Evolve a different set of coefficients for each level of MRA transforms.

Table 2 shows the most remarkable and up to date published results in the design of wavelet transforms using EC. The authors of these works state that in the cases of MRA the coefficients evolved for each level were different, since they obtained better results using this scheme with the exception of [35]. The algorithms reported in works [37-39] are highly computationally intensive, so the training runs had to be done using supercomputing resources, available through the use of the Arctic Region Supercomputer Center (ARSC) in Fairbanks, Alaska. Although the work by Grasemann and Mikkulainen [35] was done on an accessible Intel Xeon based PC, both training times and computing resources needed in all works analysed in Table 2 show the complexity of the algorithms developed. The use of these powerful computing resources and the training times needed to obtain a solution gives an idea of the complexity of these algorithms. This issue makes their implementation as a hardware embedded system highly unfeasible.

4. Prototype adaptive system implementation

This Section introduces a system level overview of the proposal, analysing the design steps which led to [41], which features a thorough validation of the proposed system and its embedded EA. Therefore, a summary of our previously reported work is included here to serve as an introduction to the HW implementation accomplished afterwards.

4.1. System level overview. Design partitioning

Fig. 2 shows a high-level flow chart of the proposed EA together with an abstract view of the system to show the whole idea of this work: let an EA find an adequate set of coefficients for the lifting filters in order to maximize the wavelet transform performance from the compression point of view for a very specific type of images.

Typical implementations of evolutionary optimization engines in FPGAs place the EA in an embedded processor. With this approach some degree of performance is sacrificed to gain flexibility in the system (needed to fine tuning the algorithm), so that modifications may be easily done to the (software) implementation of the EA (which is, of course, much easier than changing its hardware counterpart). The selected platform to host this system is a Xilinx ML507 board featuring a Virtex-5 FPGA (XC5VFX70T) with an embedded PowerPC® 440 processor.

Section 4.3 shows the results of this partitioning philosophy obtained after doing a software simulation for 500 generations. Each of the operators of the proposed EA (as introduced in following section) are analysed together with further actions to be accomplished: recombination (of the selected parents); mutation (of the recombinant individuals to build up a new offspring population); evaluation (of each offspring individual); and selection (of the new parent population for the next generation).

4.2. Proposed Evolutionary Algorithm

This work proposes using an ES as the search algorithm encoding the individuals (wavelets) using the LS. This is a combination of the original proposals analysed in Section 3.2. However, the use of super-computing resources and the training times needed to

Table 2
State of the Art in evolutionary wavelets design.

<table>
<thead>
<tr>
<th>References</th>
<th>EA</th>
<th>Seed</th>
<th>Conditions</th>
<th>Image set</th>
<th>Improvement (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[35]</td>
<td>Coevolutionary GA</td>
<td>Random Gaussian</td>
<td>MRA, 16:1 T</td>
<td>Fingerprints</td>
<td>0.75</td>
</tr>
<tr>
<td>[37]</td>
<td>GA</td>
<td>D9/7 mutations</td>
<td>MRA (4), 16:1 T</td>
<td>Fingerprints</td>
<td>0.76</td>
</tr>
<tr>
<td>[38]</td>
<td>CMA-ES&lt;sup&gt;a&lt;/sup&gt;</td>
<td>D9/7 mutations</td>
<td>64:1 Q&lt;sup&gt;c&lt;/sup&gt;</td>
<td>Satellite</td>
<td>1.79</td>
</tr>
<tr>
<td>[39]</td>
<td>CMA-ES&lt;sup&gt;b&lt;/sup&gt;</td>
<td>0.2</td>
<td>MRA (3), 64:1 Q</td>
<td>Photographs</td>
<td>2.39</td>
</tr>
</tbody>
</table>

<sup>a</sup> Thresholding.
<sup>b</sup> Covariance matrix adaptation-evolution strategy.
<sup>c</sup> Quantization.
evolve state of the art performing wavelets gives an idea of the complexity of those proposals. This issue makes their implementation as a hardware embedded system highly unfeasible, which is precisely what this work addressed in the previous stages of the research, to find an adequately tuned EA able to keep up with the quality of the transforms evolved in the State of the Art, but feasible enough to be implemented in an FPGA. Therefore, several and severe simplifications were proposed as compared to the previous reported work.

The summary of our proposals and the resulting ES are reproduced here for reading convenience, pointing to the particular conference papers where they were first presented, which yielded 1.57 dB improvement in Peak Signal to Noise Ratio (PSNR) over the D9/7 wavelet for standard fingerprint images.

The first simplifications to the algorithm [34] as compared to the previously reported State of the Art are summarized below:

1. Single evolving population opposed to the parallel populations of the coevolutionary genetic algorithm proposed in [35].
2. Use of uncorrelated mutations with one step size[10] instead of the overcomplex CMA-ES method used by Babb et al. [39,38].
3. Evolution of one single set of coefficients for all MRA levels.
4. Ideal compression for the evaluation of the transform. Since doing all the compression stages required for a real compression algorithm would turn out to be an unsustainable amount of computing time, the simplified evaluation method of Grasemann and Miikkulainen [35] was further improved. Therefore, all wavelet coefficients $d_i$ are zeroed, keeping only the trend level of the transform from the last iteration of the algorithm $s_i$, as suggested in previous works [42] dealing with wavelet filter evaluation for image compression. For 2 levels of decomposition this severe compression is equivalent to an idealized 16:1 compression ratio.

Finally, the last two simplifications were accomplished and validated in a second stage of our work [43].

1. Uniform random distribution. Instead of using a Gaussian distribution for the mutation of the object parameters (see below for a description of mutation), a Uniform distribution was tested for being simpler in terms of the HW resources needed for its implementation.
2. MAE as fitness function. PSNR is the quality measure more widely used for image processing tasks. But, as previous works in image filter design via EC show [24], using Mean Absolute Error (MAE) as defined in (2) gives almost identical results because the interest lies in relative comparisons among population members.

\[
\text{MAE} = \frac{1}{RC} \sum_{i=0}^{R-1} \sum_{j=0}^{C-1} |I(i,j) - K(i,j)|
\]

(2)

where $R, C$ are the rows and columns of the image and $I, K$ the original and reconstructed images respectively.

Table 3 gathers all the information related to the proposed ES. Candidate wavelet solutions are encoded so that each $P_i, U_i, \text{lifting stage}$ is made up of four coefficients with $k_i$ being single scaling coefficients, which yields 26 fixed point coefficients as object parameters as described in Section 2.2. As a comparison, D9/7 wavelet is defined by $(P_1, U_1, P_2, U_2, k_1, k_2)$.

### 4.3. Validation of the partitioning

Modelling and simulation of the algorithm was accomplished and reported in [44] using Python computing language [45], to-
Table 3

Proposed evolution strategy.

<table>
<thead>
<tr>
<th>Parameter/operator</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Representation</td>
<td>( x_i, \ldots, x_n, \sigma ) \n</td>
</tr>
<tr>
<td>Recombination</td>
<td>Intermediate, ( \rho = 5 )</td>
</tr>
<tr>
<td>Parent population size</td>
<td>( \mu = 10 )</td>
</tr>
<tr>
<td>Offspring population size</td>
<td>( \lambda = 70 )</td>
</tr>
<tr>
<td>Seed for initial population</td>
<td>Random</td>
</tr>
</tbody>
</table>

a: \( N(0, 1) \); draw from the standard normal distribution.
b: \( U(—1, 1) \); separate draw from the discrete uniform distribution for each variable.

gathered with its numerical and scientific extensions, NumPy and SciPy [46], as well as the plotting library, Matplotlib [47]. The simulation platform was a laptop computer containing an Intel Core™ 2 Duo processor at 2 GHz running Debian “Wheezy” GNU/Linux 64 bits operating system. The 16-bit fractional part for fixed-point binary arithmetic, as shown in [48,49] for 8 bits per pixel [jpeg] input images, was modelled with integer types, defining the required quantization/dequantization and bit-alignment routines to mimic hardware behaviour.

Table 4 shows profiling results for 500 generations for each EA operator. Absolute values are not of real interest (although NumPy routines are highly optimized, a C implementation would be faster), since what is being checked is the relative amount of time spent in each phase so that design partitioning is validated as a whole. As expected, most of the computing time in simulation (columns 3 and 4) is consumed evaluating the individuals. In each generation, 20.479 ms (=1433.56/(500 generations x 70 individuals x 2 transforms)) are needed to compute a single wavelet transform (columns 5 and 6) except for the selection operator, which is low enough to be implemented in SW. The reason to choose a HW implementation, featuring an Insert Order Machine (IOM) as shown in Section B, is that it can be applied parallel to the evaluation as results are produced by the fitness computation module, saving extra time. In contrast, the simulation of the Python model runs on a single processor thread. Therefore, all operators are applied sequentially. However, in the hardware implementation some operators can be easily applied in parallel. For this reason, and depending on the scope of the system, some other operator will probably benefit from being implemented in hardware, as, for example, mutation. Besides, the subset of the C-language used to program the PowerPC processor in the FPGA imposes restrictions that will probably make that the percentage of the time each operator takes to compute increases.

4.4. FPGA implementation

The initial implementation accomplished in [33] was meant for the self-calibration of the transform stage of an image processing system. EA runs on the PowerPC processor embedded in the FPGA while the adaptive wavelet core is attached to it as a peripheral of the CoreConnect IBM PLB Bus licensed by Xilinx. Peripheral is configurable through just two registers; one for the PowerPC to send data and commands to the peripheral and one for the peripheral to communicate its status and send results back to the processor. However, this implementation was not optimized.

This prototype system implementation was just meant to be a proof of concept, aiming to validate the suitability of an FPGA implementation, so no considerable effort was made in optimizing system performance. Besides, since this work does not deal with the hardware implementation of an efficient wavelet transform architecture, it is just the validation of the system adaptivity as a whole what has been analysed. For instance, the Lifting Scheme is a direct mapping from its algorithmic description, so no optimizations at the level of data dependencies were considered (any existing lifting based wavelet implementations, as shown in [50] for example, could be used in this work, as long as the associated set of coefficients is made configurable by using registers); neither the concurrent access to the internal RAM memories so fitness computation could be made in parallel to the inverse DWT as these results were produced; and so on. The only concurrent operation taking place in the system was the population sorting phase, which instead of waiting until all the individuals had been evaluated, sorted them as fitnesses results were produced. This way, just some clock cycles after finishing the evaluation of the last individual, was the population sorting also finished. The description of the modules which constitute the adaptive wavelet core is as follows:

- **DWT** performs a DWT, which is defined as a set of lifting filter coefficients. A total of 3 Update and 3 Predict stages of 4 coefficients each can be configured (this amounts to 26 coefficients, taking into account the 2 normalization factors). Since both lifting filters are structurally equal, a general filtering computing stage has been designed as a direct mapping of the lifting algorithm (1). This stage can be configured to perform a Predict or an Update filter. Fig. 3 shows the implementation of the filters, which is very similar to the one reported in [51]. The full transform is obtained by cascading several Predict and Update stages (3 of each at a maximum as stated previously). In order for this generic filtering stage to fulfill the lifting algorithmic description, a configuration bit sets the operating mode of the transform, forward or inverse, which simply configures the last module in each filtering stage to be an adder or a subtractor, as shown in Section C.

Table 4

System execution execution.

<table>
<thead>
<tr>
<th>Operator</th>
<th>Further actions</th>
<th>Profiling</th>
<th>Partitioning</th>
</tr>
</thead>
<tbody>
<tr>
<td>% (s)</td>
<td>%</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reconciliation</td>
<td>-</td>
<td>0.14</td>
<td></td>
</tr>
<tr>
<td>Mutation</td>
<td>-</td>
<td>0.43</td>
<td></td>
</tr>
<tr>
<td>Evaluation</td>
<td>Wavelet transform(^a)</td>
<td>1433.56</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Compression</td>
<td>4.96</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Fitness computation (Fitness)</td>
<td>31.62</td>
<td></td>
</tr>
<tr>
<td>Selection</td>
<td>Sorting population (IOM)</td>
<td>0.040</td>
<td></td>
</tr>
</tbody>
</table>

\(^a\) Computation time results for both, 2-level forward and inverse wavelet transform.
2.1. Besides, another configuration bit sets whether the ideal compression proposed is done on the fly or not.

As shown in previous works [48,49] by other authors, for 8 bits per pixel (bpp) integer inputs from an image, a fixed point fractional format of Q2.10 for the lifting coefficients and a bit length in between 10 and 13 bits for a 2–5-level MRA transform for the partial results is enough to keep a rate-distortion performance almost equal to what is achieved with floating point arithmetic. This requires Multiply and Accumulate (MAC) units of 20–23 bits (10 bits for the fractional part of the coefficients +10–13 bits for the partial transform results). In this prototype implementation the datapath has been over-dimensioned to 16 bits fractional part and 10 bits integer part, for a total of 26 bits for the result of the transform.

- **Fitness** computes the fitness function, MAEs, as in (2). Since dividing by the number of pixels RC just means scaling the summation value, it has not been implemented in HW to save resources. Maximum possible fitness value is \(255 \times (256 \times 256) \approx 2^{20} \times 8 = 2^{24}\).

- **IOM** (Insert Order Machine) sorts the population individuals according to their fitnesses as they are evaluated. It keeps track of the particular individual each fitness value belongs to so that when the processor retrieves the result of the evaluation, the values sent are composed of the tuple \((\text{fitness, value, individual id})\). Since maximum fitness value needs 24 bits for its representation, this tuple can be packed in a single 32 bit transfer for populations of up to 256 individuals.

- **Communications IF** is responsible of interfacing with the bus-based system and decoding its commands.

- **Control** is the global control of the peripheral. Communicates with the Communications IF driving the rest of the peripheral according to the commands decoded.

- **Memory and memory controller**: The internal peripheral memory is implemented with the BRAM blocks available in the FPGA. The two instantiacted memories have been designed to host:
  - The original image (pixels are 8 bit wide integers).
  - Subsequent transformation results
    * The result of the DWT plus the compression if configured (26-bit wide fixed point format as explained previously).
    * The reconstructed image (whose effective bit width is actually 8).

- **Ser/Des** (Serializer/Deserializer). Serializer splits the 32 bits data bus into 4 8-bit wide pixels. The opposite operation is performed by the Deserializer.

The system operation phases were clearly defined in the peripheral by the different operating modes it supports, coded as a State Machine in the control module. A communications IF module was in charge of decoding the configuration commands sent by the microprocessor to the peripheral, which set it into a different operating mode according to the FSM commands driven by the Control module. As a summary, these modes dealt with image transfers from/to the Compact Flash and the internal memory of the peripheral (IMG_RCV and IMG_BACK); configuration of the peripheral to a given wavelet by sending it the corresponding coefficients in the correct order to set up a forward or inverse transform (CFG_WV); computation of a 1-dimension, 1-level forward or inverse DWT or ideal compression (IMG_OP); fitness computation (INDIV_FIT); and retrieval of the evaluation results (POP_FIT).

4.4.1. Notes on the implementation of the ES

Section 4.2 described the ES implemented in the PowerPC processor. Regarding mutation for real-valued search spaces in ESs, it is normally performed by adding a normally (Gaussian) distributed random value to each component under variation (i.e., to each parameter encoded in the individuals). In this work it has been implemented using the standard C-based \(\text{rand}()\) and \(\text{srand}()\) functions, which yield a Uniform distribution in the range \((0 \ldots \text{RAND\_MAX})(\text{RAND\_MAX} = 2,147,483,647)\) and seed the generator, respectively. To obtain a Normal distribution \(N(0,1)\) two Uniform distributions \(U, V\) are needed according to the Marsaglia Polar Method [52], described below:

\[
\begin{align*}
    z_1 &= \pm \sqrt{-2 \times \log(R)} \times \frac{U}{R} \\
    z_2 &= \pm \sqrt{-2 \times \log(R)} \times \frac{V}{R}
\end{align*}
\]  

being \(U, V\) two independent uniform distributions \(U(0,1)\) and \(R = U^2 + V^2\). With this method \(z_1\) and \(z_2\) are obtained which follow two standard Normal distributions.

4.5. Performance results

Adaptation results were demonstrated in [33], and, since the scope of this paper is accelerating the time of evolution, previous timing results are reproduced here to clarify reading. Measured latency of the DWT module is 56 clock cycles. Therefore, for the size of images used for evolution, the number of clock cycles needed to compute the first forward transform level, \(s_{-1}\), is:

\[(256 \times 256) = 56 \times 2 = 131,184\]

Equivalently, for the second transform level \(s_{-2}\), where the smaller (compared to the original input \(s_0\) subset \(s_{-1}\), sized 128 x 128, is used as input, the number of clock cycles needed for its computation is 32,880. This means that a whole 2-level forward DWT takes 131,184 + 32,880 = 164,064 clock cycles. The same analysis can be applied for the 2-level inverse DWT, since the computation stages are right the same. As for the compression module, it needs to retrieve the whole image from memory to perform its operation, which yields 256 x 256 = 65,536 clock cycles. The same applies for the fitness module.

Based on this previous analysis, it can be concluded that the evaluation of one individual takes 164,064 + 65,536 + 164,064 + 65,536 = 459,200 clock cycles. If system frequency is set to 100 MHz, 4,592 ms are needed for the evaluation of a single candidate wavelet. System is let to evolve during 1000 generations, doing 70 evaluations per generation, which means 70,000 evaluations are done. Hence, a time \(t_{\text{eval}}\) of around 5.34 min is needed to perform all evaluations.

Previous timing analysis for \(t_{\text{eval}}\) applies to the adaptive wavelet core timing, i.e., hardware time. However, ES running in the PowerPC processor will add more time to the evolution, mainly due to the computation of random values and to the exponential function involved in the mutation operator as well as to the communication overhead caused by HW/SW communication. This time, \(t_{\text{eval}}\) or software time, has been measured to be around 3.5 min. Therefore, if
evolution time is defined as \( t_{\text{evol}} = t_{\text{eval}} + t_{\text{EA}} \), approximately 9 min are needed by the system to complete the 70,000 evaluations.

5. Improving system performance

In this Section, the various optimizations addressed to improve system performance are analysed. Fig. 4 shows the optimized system architecture, which, as opposed to the prototype (as shown in [39]), splits the internal modules of the peripheral to allow for an enhanced control strategy and HW/SW communication as will be analysed below. The functional description of the modules in Section 4.4 applies to this enhanced architecture.

It can be observed in Fig. 4 that there is a direct connection of each module to the PLB Bus, which simplifies the control strategy, defining some more registers for commanding the peripheral.

- **Control.**
  - Command Reg (W). Sets the peripheral into one of the operating modes defined.
  - Status Reg (R). Status of the peripheral may be active if a previous command is still being executed or idle if it is already finished.
  - **DWT.**
    - Config Reg (W). A given wavelet transform (forward and inverse) is configured into the peripheral.
  - **Fitness/ IOM.**
    - Configuration Reg (W). Number of sorted individuals to be read back to the processor.
    - Data Reg (R). Tuple \((\text{fitness_value, individual_id})\) representing the evaluation of an individual.
  - **Memory.**
    - Data Reg (W). Image write register (Compact Flash \(\rightarrow\) Peripheral image transfer).
    - Data Reg (R). Image read register (Peripheral \(\rightarrow\) CompactFlash image transfer).

The optimizations accomplished try to reduce the time needed to perform evolution, \( t_{\text{evol}} = t_{\text{eval}} + t_{\text{EA}} \), which can be decomposed as an equivalent timing of \( t_{\text{evol}} = t_{\text{HW}} + t_{\text{SW}} + t_{\text{HW/SW}} \), where \( t_{\text{HW/SW}} \) stands for the HW/SW communication overhead. Following subsections address the different optimizations accomplished, which deal with the concurrent execution of the evaluation tasks (Opt1, which affects HW related timing), an improvement on the HW/ SW communication which reduces the number of times the processor needs to access the peripheral (Opt2, which affects HW/SW related timing) and the pre-calculation of the random numbers and exponential functions which define the mutation steps (Opt3, which affects SW related timing). Once each improvement is analysed, the measured saved time is reported independently of the others so at the end all of them are considered together and the overall performance improvement is reported.

5.1. Concurrent operation of the evaluation tasks (Opt1)

The architectural description and the timing analysis of previous Section clearly show that a great amount of time could be saved if a better memory architecture and some degree of pipelining at the level of HW tasks was accomplished. Previous system architecture forced to schedule the tasks needed for evaluation in a sequential manner, i.e., forward DWT (fDWT); compression (Comp); inverse DWT (iDWT); and fitness calculation (Fitness).

This situation is shown in the top schedule (grayed out) of Fig. 5. However, as soon as the first results of the details bands of the first transform level are produced (indicated as a grey-dotted box inside fDWT), compression may be triggered. Since compression just replaces the resulting transform coefficients by zeros, one clock cycle after fDWT is finished compression will be finished too. The same analysis can be applied to the iDWT. In this case, after the first inverse transform level is finished, fitness unit may begin its operation just some clock cycles afterwards, right when the first final results of the inverse transform are produced.

The result of this enhanced scheduling strategy, due to an improvement in the pipeline of the system, reduces the time needed for the evaluation of the candidate wavelets, as shown in Fig. 5, where the configuration of a new wavelet has been advanced some time as compared to the non-optimized version. Specifically, hardware related evaluation time is reduced by an approximate 29%, since now \( t_{\text{evol}} \approx 164,064 + 164,064 = 328,128 \) clock cycles.

5.2. Improved HW/SW communication (Opt2)

The internal structure of the prototype adaptive wavelet core demanded an overloaded HW/SW communication, since every single operation had to be commanded from the processor. As instance, to perform an n-level forward or inverse DWT, \( 2 \times n \) IMC_OP commands had to be issued (factor 2 is due to the fact that each issued command performed a 1-direction transform, just over rows or columns), being the control module responsible of taking

![Fig. 4. System level architecture. Although IDWT and iDWT share the same HW, they are separated in the diagram for an improved functional understanding.](image-url)
care of the current transform level. Besides, to configure a given wavelet, forward or inverse transform coefficients had to be sent to the peripheral in two separate phases while with this new communication model forward and inverse wavelet configuration is a one step process.

Therefore, to perform the evaluation of one individual using 2-level DWTs, 2 wavelet configurations, $4 \times 2$ IMG_OP commands, an extra IMG_OP command for compression and one INDIV_HT command had to be issued. However, only one wavelet configuration and one IMG_OP command are now needed to perform a single evaluation. This reduction in the number of commands issued by the microprocessor, though probably negligible for a single evaluation, is for sure important when 70,000 evaluations are performed. Besides, a cleaner code is achieved in the processor since a simplified system control strategy is obtained.

Expected time reduction is difficult to be estimated since it involves taking into account the overhead introduced by the arbitration policies of the PLB system bus as well as the transfers themselves. Therefore, actual performance gain is measured using a peripheral timer attached to the PowerPC to profile the elapsed clock cycles. Next Section reports these results.

5.3. Pre-computation of mutation steps (Opt3)

One of the most time consuming tasks in the system is the mutation operator, which can be found in Table 3. As it can be derived, a new individual after recombination of its parents several random numbers and further computations with them need to be done. To be precise, the following calculations have to be performed:

- One draw from the standard normal distribution $N(0, 1)$.
- Computation of the term $\Delta \sigma = \exp^{\mathcal{N}(0,1)}$.
- One separate draw from the discrete uniform distribution $U_i(-1, 1)$ for each $i$ (object parameter), i.e., 26 draws.

All of these calculations (mutation steps) can be scheduled concurrently with the evaluation of the $\lambda$ (70) individuals, so that when a new population has been completely evaluated, the mutation of the strategy and object parameters can be finished. Therefore, mutation can be rewritten as:

$$\Delta \sigma = \exp^{\mathcal{N}(0,1)}$$  \hspace{1cm} (4a)
$$\Delta U_i = U_i(-1, 1)$$  \hspace{1cm} (4b)
$$\sigma' = \Delta \sigma$$  \hspace{1cm} (4c)
$$x'_i = x_i + \sigma' \cdot \Delta U_i$$  \hspace{1cm} (4d)

In this case, mutation time can be decomposed as $t_{\text{mut}} = t_{\text{mut-step}} + t_{\text{mut-ops}}$, where $t_{\text{mut-steps}}$ (4a) and (4b) are computed concurrently with the evaluation phase and $t_{\text{mut-ops}}$ (4c) and (4d) straight afterwards recombination (which follows evaluation and selection) to complete the process of the mutation operator. This situation is shown in Fig. 6. Again, the exact number of cycles will be measured in-system after implementation, but it is expected that the pre-calculation of the mutation steps takes a reasonably shorter time than the evaluation of the 70 individuals.

5.4. Performance results of the optimized system architecture

After synthesis, implementation and verification of the system in the FPGA according to the prototype working version, a valid frequency of 100 MHz is still achieved as shown in Table 6. Since this paper deals with acceleration of the evolution time, it is just mentioned here how the FPGA is able to host such a system in terms of available resources, while the following analysis concentrates on the related timing issues.

As it was analysed in Section 5.1 Opt1 saves 28.5\% of the time used for evaluation, which, for the 70,000 evaluations considered and using a 100 MHz clock, means saving 1.52 min (from 5.34 down to 3.82 min). This situation is shown in Table 7, which gives the profiling results of the optimized system implementation. Results for the prototype and optimized system are shown for the different timings considered when decomposing evolution time as $t_{\text{evo}} = t_{\text{comp}} + t_{\text{comm}} + t_{\text{io}}$. Besides, the improvement introduced by each optimization is also shown in Table 7. This improvement, whether termed as relative or absolute, is referred to each of the time-related terms considered in $t_{\text{evo}}$ decomposition, not to the whole evolution time which is shown in the last row of the table.

Regarding Opt2, from 11,372 clock cycles per candidate evaluation in the non-optimized version, which required 2 wavelet configurations and 10 commands issued from the PowerPC, 5130 clock cycles are now needed for 1 wavelet configuration and 1 command issued from the PowerPC. In this case, the improvement introduced by this optimization is not so important as that of Opt1, since it only means 4.36 s for the whole evolution. However, additional and subjective measures in terms of system organization, maintainability and code layout are obtained.

And last but not least, Opt3 also introduces significant savings in computing time. Selection, recombination and mutation operators have been profiled and the results are shown in Table 5. Selection is performed once while Recombination and Mutation operate 70 times per generation respectively. These results validate the scheduling proposal for the pre-calculation of the mutation steps in par-
implementation results for the main modules in the system. e.g., where the original image stored in the Compact initialization, and it thus shows the expected evolution time. However, as we embedded timer to profile the different sub-times considered, that the last row in Table 7 reports results computed using an obtained, which corresponds to a total of 3.2 min. It has to be noted up evolution yield a significant improvement in the overall computing time. As shown in Table 7, an improvement of around 44% is obtained, which corresponds to a total of 3.2 min. It has to be noted that the last row in Table 7 reports results computed using an embedded timer to profile the different sub-times considered, and it thus shows the expected evolution time. However, as we reported previously, around 9 min were measured for the whole evolution using a stopwatch. This difference (from 7.2 to 9 min) is due to some extra computations taking place in the system, e.g., initialization, where the original image stored in the Compact Flash memory as a text file is binary converted and copied in the peripheral memory (around 20 s); random creation of the initial population; and supervision of the evolution where some debugging outputs are sent through the attached JTAG console to check system status, among others. In the case of the optimized system this extra computations increase the time to around 5.8 min. However, this extra time would be very close to zero in a final system implementation.

6. Conclusion

Our previous works proposed a self-adaptive FPGA-based architecture for image compression in embedded systems by optimizing DWT performance. The combination of EC and a reconfigurable hardware platform produces a system which is able to self-adapt to changes in the type of input data (images) being dealt with in a reasonable time. Evolved wavelet filters outperformed standard wavelets such as D9/7 by 1.57 dB (in PSNR) for standard fingerprint images.
In this work, an improved memory architecture, combined with several techniques that increase the level of parallelism and an optimized task scheduling was proposed to reduce the time of evolution. It is important to recall that these changes in the system architecture have not influenced the quality of the (evolved) results, which remains exactly the same as before. It is just performance that has been improved by a combined 44%, reducing total evolution time from 7.2 min to 4 min.

Although it may still be considered as a high evolution time for an adaptive system, the validation of the algorithm reported in [41] has shown how around 100 and 300 generations are enough for the system to evolve an optimized solution. Hence, the effective evolution time could be further reduced a minimum of a 50% if a conservative 500 generation ES is used. This would yield a total, conservative, evolution time of 2 min. It has to be noted that there is still room for improvement, which constitutes the possible future research directions, e.g., introducing multiple fitness units or a simplified mutation operator as well as increasing the operating frequency of the PowerPC (which is supported in this device family) and that of the HW modules by reducing their critical path.

Acknowledgments

This work was supported by the Spanish Ministry of Science and Research under the project DRLSvMON (Dynamic Reconfigurability for Scalability in Multimedia Oriented Networks) with number TEC2008-06486-C02-01. Lukas Sekanina was supported by the European Regional Development Fund in the IT4Innovations Centre of Excellence project CZ.1.05/1.1.00/29.0707.

References


