Three-level cell topology for a multilevel power supply to achieve High

Díaz López, Daniel; Vasic, Miroslav; García Suárez, Oscar; Oliver Ramírez, Jesús Angel; Alou Cervera, Pedro; Prieto López, Roberto y Cobos Márquez, José Antonio (2012). Three-level cell topology for a multilevel power supply to achieve High. "IEEE Transactions on Circuits and Systems I: Regular Papers", v. 59 (n. 9); pp. 2147-2160. ISSN 1549-8328. https://doi.org/10.1109/TCSI.2012.2185307.

Descripción

Título: Three-level cell topology for a multilevel power supply to achieve High
Autor/es:
  • Díaz López, Daniel
  • Vasic, Miroslav
  • García Suárez, Oscar
  • Oliver Ramírez, Jesús Angel
  • Alou Cervera, Pedro
  • Prieto López, Roberto
  • Cobos Márquez, José Antonio
Tipo de Documento: Artículo
Título de Revista/Publicación: IEEE Transactions on Circuits and Systems I: Regular Papers
Fecha: Septiembre 2012
Volumen: 59
Materias:
Escuela: E.T.S.I. Industriales (UPM)
Departamento: Automática, Ingeniería Electrónica e Informática Industrial [hasta 2014]
Licencias Creative Commons: Reconocimiento - Sin obra derivada - No comercial

Texto completo

[img]
Vista Previa
PDF (Document Portable Format) - Se necesita un visor de ficheros PDF, como GSview, Xpdf o Adobe Acrobat Reader
Descargar (19MB) | Vista Previa

Resumen

This paper presents an envelope amplifier solution for envelope elimination and restoration (EER), that consists of a series combination of a switch-mode power supply (SMPS), based on three-level voltage cells and a linear regulator. This cell topology offers several advantages over a previously presented envelope amplifier based on a different multilevel topology (two-level voltage cells). The topology of the multilevel converter affects to the whole design of the envelope amplifier and a comparison between both design alternatives regarding the size, complexity and the efficiency of the solution is done. Both envelope amplifier solutions have a bandwidth of 2 MHz with an instantaneous maximum power of 50 W. It is also analyzed the linearity of the three-level cell solution, with critical importance in the EER technique implementation. Additionally, considerations to optimize the design of the envelope amplifier and experimental comparison between both cell topologies are included.

Más información

ID de Registro: 15956
Identificador DC: http://oa.upm.es/15956/
Identificador OAI: oai:oa.upm.es:15956
Identificador DOI: 10.1109/TCSI.2012.2185307
URL Oficial: http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6148309
Depositado por: Memoria Investigacion
Depositado el: 17 Dic 2013 20:03
Ultima Modificación: 04 Mar 2015 16:05
  • Open Access
  • Open Access
  • Sherpa-Romeo
    Compruebe si la revista anglosajona en la que ha publicado un artículo permite también su publicación en abierto.
  • Dulcinea
    Compruebe si la revista española en la que ha publicado un artículo permite también su publicación en abierto.
  • Recolecta
  • e-ciencia
  • Observatorio I+D+i UPM
  • OpenCourseWare UPM