Universidad Politecnica de Madrid
Search
Navigation
User Area
About Archivo Digital UPM
Dulcinea
Sherpa Romeo
Recolecta

Implementing FFT-based digital channelized receivers on FPGA platforms

Sánchez Marcos, Miguel Ángel and Garrido Gálvez, Mario and López Vallejo, Marisa and Grajal de la Fuente, Jesús (2008). Implementing FFT-based digital channelized receivers on FPGA platforms. "IEEE Transactions on Aerospace and Electronic Systems", v. 44 (n. 4); pp. 1567-1585 . ISSN 0018-9251.

Ver estadisticas de descargas para este eprint (solo desde ordenadores de la UPM) Estadisticas UPM
Bookmark and Share
Item Type:Article
Authors/Creators:
Creators NameCreators email (if known)
Sánchez Marcos, Miguel Ángel
Garrido Gálvez, Mario
López Vallejo, Marisa
Grajal de la Fuente, Jesús
Title:Implementing FFT-based digital channelized receivers on FPGA platforms
Publisher:IEEE
Journal/Publication Title:IEEE Transactions on Aerospace and Electronic Systems
Date:October 2008
Volume:44
Number:4
Department:Electronic Engineering
Faculty:E.T.S.I. Telecomunicación (UPM)
Creative Commons Licenses:Recognition - Non commercial - Share
Item ID:2047
Subjects:Telecommunications
Electronics
Mathematics

Full text available as:

[img]
Preview
PDF
2730Kb - Idioma: English

Official URL: http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=4667706&arnumber=4667732&count=39&index=27

Abstract

This paper presents an in-depth study of the implementation and characterization of fast Fourier transform (FFT) pipelined architectures suitable for broadband digital channelized receivers. When implementing the FFT algorithm on field-programmable gate array (FPGA) platforms, the primary goal is to maximize throughput and minimize area. Feedback and feedforward architectures have been analyzed regarding key design parameters: radix, bitwidth, number of points and stage scaling. Moreover, a simplification of the FFT algorithm, the monobit FFT, has been implemented in order to achieve faster real time performance in broadband digital receivers. The influence of the hardware implementation on the performance of digital channelized receivers has been analyzed in depth, revealing interesting implementation trade-offs which should be taken into account when designing this kind of signal processing systems on FPGA platforms.

Item Type:Article
Freetext Keywords:FPGA platforms broadband digital channelized receivers fast Fourier transform pipelined architectures feedback architectures feedforward architectures field-programmable gate array platforms monobit FFT algorithm signal processing systems
Subjects:Telecommunications
Electronics
Mathematics
Code ID:2047
Deposited by:Memoria Investigacion
Deposited on:11 Jan 2010 10:19
Last Modified:02 Jan 2013 18:41

Staff only: Edit this record.