Power management techniques in an FPGA-Based WSN node for high performance application

Lombardo, Miguel and Camarero, Julio and Valverde Alcalá, Juan and Portilla Berrueco, Jorge and Torre Arnanz, Eduardo de la and Riesgo Alcaide, Teresa (2012). Power management techniques in an FPGA-Based WSN node for high performance application. In: "7th International Workshop Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)", 09/07/2012 - 11/07/2012, York, United Kingdom. pp. 1-5.

Description

Title: Power management techniques in an FPGA-Based WSN node for high performance application
Author/s:
  • Lombardo, Miguel
  • Camarero, Julio
  • Valverde Alcalá, Juan
  • Portilla Berrueco, Jorge
  • Torre Arnanz, Eduardo de la
  • Riesgo Alcaide, Teresa
Item Type: Presentation at Congress or Conference (Article)
Event Title: 7th International Workshop Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)
Event Dates: 09/07/2012 - 11/07/2012
Event Location: York, United Kingdom
Title of Book: 7th International Workshop Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)
Date: 2012
Subjects:
Freetext Keywords: FPGA based WSN node; low power design; partial reconfiguration; power islands, energy management
Faculty: E.T.S.I. Industriales (UPM)
Department: Automática, Ingeniería Electrónica e Informática Industrial [hasta 2014]
Creative Commons Licenses: Recognition - No derivative works - Non commercial

Full text

[img]
Preview
PDF - Requires a PDF viewer, such as GSview, Xpdf or Adobe Acrobat Reader
Download (658kB)

Abstract

In this work, the power management techniques implemented in a high-performance node for Wireless Sensor Networks (WSN) based on a RAM-based FPGA are presented. This new node custom architecture is intended for high-end WSN applications that include complex sensor management like video cameras, high compute demanding tasks such as image encoding or robust encryption, and/or higher data bandwidth needs. In the case of these complex processing tasks, yet maintaining low power design requirements, it can be shown that the combination of different techniques such as extensive HW algorithm mapping, smart management of power islands to selectively switch on and off components, smart and low-energy partial reconfiguration, an adequate set of save energy modes and wake up options, all combined, may yield energy results that may compete and improve energy usage of typical low power microcontrollers used in many WSN node architectures. Actually, results show that higher complexity tasks are in favor of HW based platforms, while the flexibility achieved by dynamic and partial reconfiguration techniques could be comparable to SW based solutions.

More information

Item ID: 20872
DC Identifier: http://oa.upm.es/20872/
OAI Identifier: oai:oa.upm.es:20872
Deposited by: Memoria Investigacion
Deposited on: 05 Mar 2014 16:57
Last Modified: 22 Sep 2014 11:21
  • Logo InvestigaM (UPM)
  • Logo GEOUP4
  • Logo Open Access
  • Open Access
  • Logo Sherpa/Romeo
    Check whether the anglo-saxon journal in which you have published an article allows you to also publish it under open access.
  • Logo Dulcinea
    Check whether the spanish journal in which you have published an article allows you to also publish it under open access.
  • Logo de Recolecta
  • Logo del Observatorio I+D+i UPM
  • Logo de OpenCourseWare UPM