Sophisticated security verification on routing repaired balanced cell-based dual-rail logic against side channel analysis

He, Wei and Bhasin, Shivam and Otero Marnotes, Andres and Graba, Tarik and Torre Arnanz, Eduardo de la and Danger, Jean-Luc (2015). Sophisticated security verification on routing repaired balanced cell-based dual-rail logic against side channel analysis. "IET Information Security", v. 9 (n. 1); pp. 1-13. ISSN 1751-8709. https://doi.org/10.1049/iet-ifs.2013.0058.

Description

Title: Sophisticated security verification on routing repaired balanced cell-based dual-rail logic against side channel analysis
Author/s:
  • He, Wei
  • Bhasin, Shivam
  • Otero Marnotes, Andres
  • Graba, Tarik
  • Torre Arnanz, Eduardo de la
  • Danger, Jean-Luc
Item Type: Article
Título de Revista/Publicación: IET Information Security
Date: January 2015
ISSN: 1751-8709
Volume: 9
Subjects:
Faculty: Centro de Electrónica Industrial (CEI) (UPM)
Department: Otro
Creative Commons Licenses: Recognition - No derivative works - Non commercial

Full text

[img]
Preview
PDF - Requires a PDF viewer, such as GSview, Xpdf or Adobe Acrobat Reader
Download (3MB) | Preview

Abstract

Conventional dual-rail precharge logic suffers from difficult implementations of dual-rail structure for obtaining strict compensation between the counterpart rails. As a light-weight and high-speed dual-rail style, balanced cell-based dual-rail logic (BCDL) uses synchronised compound gates with global precharge signal to provide high resistance against differential power or electromagnetic analyses. BCDL can be realised from generic field programmable gate array (FPGA) design flows with constraints. However, routings still exist as concerns because of the deficient flexibility on routing control, which unfavourably results in bias between complementary nets in security-sensitive parts. In this article, based on a routing repair technique, novel verifications towards routing effect are presented. An 8 bit simplified advanced encryption processing (AES)-co-processor is executed that is constructed on block random access memory (RAM)-based BCDL in Xilinx Virtex-5 FPGAs. Since imbalanced routing are major defects in BCDL, the authors can rule out other influences and fairly quantify the security variants. A series of asymptotic correlation electromagnetic (EM) analyses are launched towards a group of circuits with consecutive routing schemes to be able to verify routing impact on side channel analyses. After repairing the non-identical routings, Mutual information analyses are executed to further validate the concrete security increase obtained from identical routing pairs in BCDL.

Funding Projects

TypeCodeAcronymLeaderTitle
Government of SpainTEC2011-28666-C04-02DREAMSUnspecifiedDynamically Reconfigurable Embedded Platforms for Networked Context-Aware Multimedia Systems

More information

Item ID: 29438
DC Identifier: http://oa.upm.es/29438/
OAI Identifier: oai:oa.upm.es:29438
DOI: 10.1049/iet-ifs.2013.0058
Official URL: http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6983700
Deposited by: Memoria Investigacion
Deposited on: 19 Apr 2015 10:53
Last Modified: 30 May 2019 13:56
  • Logo InvestigaM (UPM)
  • Logo GEOUP4
  • Logo Open Access
  • Open Access
  • Logo Sherpa/Romeo
    Check whether the anglo-saxon journal in which you have published an article allows you to also publish it under open access.
  • Logo Dulcinea
    Check whether the spanish journal in which you have published an article allows you to also publish it under open access.
  • Logo de Recolecta
  • Logo del Observatorio I+D+i UPM
  • Logo de OpenCourseWare UPM