Design techniques for xilinx virtex FPGA configuration memory scrubbers

Herrera Alzu, Ignacio and López Vallejo, Marisa (2013). Design techniques for xilinx virtex FPGA configuration memory scrubbers. "IEEE Transactions on Nuclear Science", v. 60 (n. 1); pp. 376-385. ISSN 0018-9499. https://doi.org/10.1109/TNS.2012.2231881.

Description

Title: Design techniques for xilinx virtex FPGA configuration memory scrubbers
Author/s:
  • Herrera Alzu, Ignacio
  • López Vallejo, Marisa
Item Type: Article
Título de Revista/Publicación: IEEE Transactions on Nuclear Science
Date: February 2013
ISSN: 0018-9499
Volume: 60
Subjects:
Freetext Keywords: Field Programmable Gate Array (FPGA), reconfiguration, scrubbing, single event upset, Xilinx
Faculty: E.T.S.I. Telecomunicación (UPM)
Department: Ingeniería Electrónica
Creative Commons Licenses: Recognition - No derivative works - Non commercial

Full text

[img]
Preview
PDF - Requires a PDF viewer, such as GSview, Xpdf or Adobe Acrobat Reader
Download (3MB) | Preview

Abstract

SRAM-based FPGAs are in-field reconfigurable an unlimited number of times. This characteristic, together with their high performance and high logic density, proves to be very convenient for a number of ground and space level applications. One drawback of this technology is that it is susceptible to ionizing radiation, and this sensitivity increases with technology scaling. This is a first order concern for applications in harsh radiation environments, and starts to be a concern for high reliability ground applications. Several techniques exist for coping with radiation effects at user application. In order to be effective they need to be complemented with configuration memory scrubbing, which allows error mitigation and prevents failures due to error accumulation. Depending on the radiation environment and on the system dependability requirements, the configuration scrubber design can become more or less complex. This paper classifies and presents current and novel design methodologies and architectures for SRAM-based FPGAs, and in particular for Xilinx Virtex-4QV/5QV, configuration memory scrubbers.

More information

Item ID: 29551
DC Identifier: http://oa.upm.es/29551/
OAI Identifier: oai:oa.upm.es:29551
DOI: 10.1109/TNS.2012.2231881
Official URL: http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6412749
Deposited by: Memoria Investigacion
Deposited on: 06 Jul 2014 09:55
Last Modified: 21 Apr 2016 23:57
  • Logo InvestigaM (UPM)
  • Logo GEOUP4
  • Logo Open Access
  • Open Access
  • Logo Sherpa/Romeo
    Check whether the anglo-saxon journal in which you have published an article allows you to also publish it under open access.
  • Logo Dulcinea
    Check whether the spanish journal in which you have published an article allows you to also publish it under open access.
  • Logo de Recolecta
  • Logo del Observatorio I+D+i UPM
  • Logo de OpenCourseWare UPM