FPGA-Based Wireless Sensor Node Architecture for High Performance Applications

Valverde Alcalá, Juan (2012). FPGA-Based Wireless Sensor Node Architecture for High Performance Applications. Tesis (Master), E.T.S.I. Industriales (UPM).

Descripción

Título: FPGA-Based Wireless Sensor Node Architecture for High Performance Applications
Autor/es:
  • Valverde Alcalá, Juan
Director/es:
  • Portilla Berrueco, Jorge
  • de la Torre Arnanz, Eduardo
Tipo de Documento: Tesis (Master)
Título del máster: Electrónica Industrial
Fecha: 4 Marzo 2012
Materias:
Escuela: E.T.S.I. Industriales (UPM)
Departamento: Electrónica, Automática e Informática Industrial [hasta 2014]
Licencias Creative Commons: Ninguna

Texto completo

[img]
Vista Previa
PDF (Document Portable Format) - Se necesita un visor de ficheros PDF, como GSview, Xpdf o Adobe Acrobat Reader
Descargar (3MB) | Vista Previa

Resumen

While for years traditional wireless sensor nodes have been based on ultra-low power microcontrollers with sufficient but limited computing power, the complexity and number of tasks of today’s applications are constantly increasing. Increasing the node duty cycle is not feasible in all cases, so in many cases more computing power is required. This extra computing power may be achieved by either more powerful microcontrollers, though more power consumption or, in general, any solution capable of accelerating task execution. At this point, the use of hardware based, and in particular FPGA solutions, might appear as a candidate technology, since though power use is higher compared with lower power devices, execution time is reduced, so energy could be reduced overall. In order to demonstrate this, an innovative WSN node architecture is proposed. This architecture is based on a high performance high capacity state-of-the-art FPGA, which combines the advantages of the intrinsic acceleration provided by the parallelism of hardware devices, the use of partial reconfiguration capabilities, as well as a careful power-aware management system, to show that energy savings for certain higher-end applications can be achieved. Finally, comprehensive tests have been done to validate the platform in terms of performance and power consumption, to proof that better energy efficiency compared to processor based solutions can be achieved, for instance, when encryption is imposed by the application requirements.

Más información

ID de Registro: 30115
Identificador DC: http://oa.upm.es/30115/
Identificador OAI: oai:oa.upm.es:30115
Depositado por: Investigador Contratado no doctor juan Valverde Alcala
Depositado el: 20 Jun 2014 07:21
Ultima Modificación: 30 Jul 2015 11:53
  • Open Access
  • Open Access
  • Sherpa-Romeo
    Compruebe si la revista anglosajona en la que ha publicado un artículo permite también su publicación en abierto.
  • Dulcinea
    Compruebe si la revista española en la que ha publicado un artículo permite también su publicación en abierto.
  • Recolecta
  • e-ciencia
  • Observatorio I+D+i UPM
  • OpenCourseWare UPM