A scalable evolvable hardware processing array

Gallego Galán, Ángel; Mora de Sambricio, Javier; Otero Marnotes, Andres; Torre Arnanz, Eduardo de la y Riesgo Alcaide, Teresa (2013). A scalable evolvable hardware processing array. En: "Proceedings of International Conference on ReConFigurable Computing and FPGA (RECONFIG)", 09/12/2013 - 11/12/2013, Cancún (México). pp..

Descripción

Título: A scalable evolvable hardware processing array
Autor/es:
  • Gallego Galán, Ángel
  • Mora de Sambricio, Javier
  • Otero Marnotes, Andres
  • Torre Arnanz, Eduardo de la
  • Riesgo Alcaide, Teresa
Tipo de Documento: Ponencia en Congreso o Jornada (Artículo)
Título del Evento: Proceedings of International Conference on ReConFigurable Computing and FPGA (RECONFIG)
Fechas del Evento: 09/12/2013 - 11/12/2013
Lugar del Evento: Cancún (México)
Fecha: 2013
Materias:
Palabras Clave Informales: Evolvable hardware,scalability,dynamic and partial reconfiguration,FPGAs
Escuela: Centro de Electrónica Industrial (CEI) (UPM)
Departamento: Otro
Licencias Creative Commons: Reconocimiento - Sin obra derivada - No comercial

Texto completo

[img]
Vista Previa
PDF (Document Portable Format) - Se necesita un visor de ficheros PDF, como GSview, Xpdf o Adobe Acrobat Reader
Descargar (3MB) | Vista Previa

Resumen

Evolvable hardware (EH) is an interesting alternative to conventional digital circuit design, since autonomous generation of solutions for a given task permits self-adaptivity of the system to changing environments, and they present inherent fault tolerance when evolution is intrinsically performed. Systems based on FPGAs that use Dynamic and Partial Reconfiguration (DPR) for evolving the circuit are an example. Also, thanks to DPR, these systems can be provided with scalability, a feature that allows a system to change the number of allocated resources at run-time in order to vary some feature, such as performance. The combination of both aspects leads to scalable evolvable hardware (SEH), which changes in size as an extra degree of freedom when trying to achieve the optimal solution by means of evolution. The main contributions of this paper are an architecture of a scalable and evolvable hardware processing array system, some preliminary evolution strategies which take scalability into consideration, and to show in the experimental results the benefits of combined evolution and scalability. A digital image filtering application is used as use case.

Más información

ID de Registro: 30248
Identificador DC: http://oa.upm.es/30248/
Identificador OAI: oai:oa.upm.es:30248
Depositado por: Memoria Investigacion
Depositado el: 26 Abr 2015 07:37
Ultima Modificación: 25 May 2015 14:34
  • Open Access
  • Open Access
  • Sherpa-Romeo
    Compruebe si la revista anglosajona en la que ha publicado un artículo permite también su publicación en abierto.
  • Dulcinea
    Compruebe si la revista española en la que ha publicado un artículo permite también su publicación en abierto.
  • Recolecta
  • e-ciencia
  • Observatorio I+D+i UPM
  • OpenCourseWare UPM