RJ45 connectors between the clock board and the TIB, and the ones of the RJ45 connectors of the
links between the TIB and the backplanes, are assigned as it is shown in table 7.1. The signal named
as CABLE_DETECT, not yet mentioned, is used to ensure that the plug is connected properly and
just consists on a 1 kΩ resistor to ground in the reception side, and an input pin of the FPGA with
a weak pull-up in the transmission side. So, the FPGA detects if it is properly connected or not.

<table>
<thead>
<tr>
<th>Pin</th>
<th>to clock board</th>
<th>from clock board</th>
<th>to/from central backplane</th>
<th>to-from not central backplane</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CAMERA_TRIGGER+</td>
<td>CLK_10MHz+</td>
<td>L1_TRIGGER+</td>
<td>TRGTYPE_CLK+</td>
</tr>
<tr>
<td>2</td>
<td>CAMERA_TRIGGER-</td>
<td>CLK_10MHz-</td>
<td>L1_TRIGGER-</td>
<td>TRGTYPE_CLK-</td>
</tr>
<tr>
<td>3</td>
<td>TRGTYPE1+</td>
<td>SOFTWARE_TRIG+</td>
<td>CAMRA_TRIGGER+</td>
<td>TRGTYPE_DATA+</td>
</tr>
<tr>
<td>4</td>
<td>TRGTYPE1-</td>
<td>SPARE_+</td>
<td>BUSY+</td>
<td>RES_TOPO1+</td>
</tr>
<tr>
<td>5</td>
<td>TRGTYPE1-</td>
<td>SPARE_-</td>
<td>BUSY_-</td>
<td>RES_TOPO1_-</td>
</tr>
<tr>
<td>6</td>
<td>TRGTYPE0-</td>
<td>SOFTWARE_TRIG_-</td>
<td>CAMERA_TRIGGER_-</td>
<td>TRGTYPE_DATA_-</td>
</tr>
<tr>
<td>7</td>
<td>CABLE_DETECT+</td>
<td>CABLE_DETECT+</td>
<td>SPARE_+</td>
<td>RES_TOPO2+</td>
</tr>
<tr>
<td>8</td>
<td>GND</td>
<td>GND</td>
<td>SPARE_-</td>
<td>RES_TOPO2_-</td>
</tr>
</tbody>
</table>

Table 7.1: Pinout definition of the RJ45 connectors between the TIB and the clock board and the
central backplane

Apart from these RJ45 connectors, others will be available in the TIB as spares, or with the aim
to be used to implement advanced features like the ones explained in section 7.3. It is important to
point out that the TIB is compatible with two different front-end boards (NECTAr and Dragon),
two different clock boards (MUTIN and White Rabbit) and will work in LSTs and MSTs. A lot of
coordination work has been required to achieve this compatibility.

7.2 Hardware stereo trigger

As was explained in section 3.2.8.1, the hardware stereo trigger function consists of looking for
simultaneous triggers in neighbour telescopes, inside a time window of a few tens of nanoseconds,
with the aim to readout only the events which triggered more than one telescope. As the probability
of having more than one telescope triggered by NSB inside this short time window is rather low, the
stereo trigger detects most of the events caused by Cherenkov showers, while rejecting most of the
NSB events. The rejected events are never digitized, not contributing to the dead time. Thus, the
telescope readout rate is reduced, so it is possible to reduce the Level 1 thresholds and increase the
sensitivity to low energy γ-rays.

7.2.1 Timing restrictions

In order to look for coincidences inside the mentioned time window (typically 50 ns), the TIB in
each LST camera must receive the Level 1 trigger signals from its neighbour LSTs plus its local Level
1 trigger. However, as the neighbour LSTs are far away (at distances of around 100 m), their trigger
signals will reach the TIB some time after the local Level 1 trigger. In this way, the local trigger must
be delayed a time equivalent to the propagation delay before looking for coincidences. The situation

\footnote{To optimize the sensitivity to low energy γ-rays, the thresholds must be as low as possible, while maintaining a sustainable readout rate.}
becomes more complicated if we take into account that each neighbour LSTs can be separated a
different distance. Moreover, the time of flight of the Cherenkov light is different depending on the
pointing direction. At the end, all these delays mean that the data must be stored in the analog
memory buffers until all the triggers from the neighbour LSTs reach the local telescope, the TIB
decides if there has been a coincidence or not and, in the positive case, the camera trigger signal
is distributed to all the clusters in the camera. Therefore, the analog memory buffer must be long
enough to keep the signal stored until the trigger arrives.

The Dragon front-end boards are equipped with four DRS4 [56] chips with 1024 analog memory
cells in each channel, which means that it is able to store up to 4096 ns with a sample frequency of
1 GHz. This is required to implement the hardware stereo trigger in the LST subarray, and thus
achieving the best sensitivity to low energy $\gamma$-rays. In the next subsections the different sources of
time delay are analyzed and how the Dragon front-end board buffer can cope with them.

7.2.1.1 Compensation of the fixed delays

The approximate fixed delays which contribute to the minimum length of the memory buffers,
considering optical fibers with a refraction index of 1.5, are the following:

- 220 ns corresponding to Level 0, Level 1 and the distribution through the clusters until reaching
  the TIB (break down in table 3.1).

- 500 ns for the 100 m optical fiber between the TIB and the LST basement (see figure 7.5).

- 500 ns if the neighbour LST is placed at 100 m from the local one, or 700 ns if it is 141 m
  away (see figure 7.6).

- 500 ns for the 100 m optical fiber between the LST basement and the TIB.

- 170 ns for the trigger distribution of the camera trigger signal down to the clusters

This means that all the inputs must wait for the trigger from the furthest telescope, which needs
at least 2090 ns to reach the telescope which we are considering as local.

7.2.1.2 Compensation of the Cherenkov light time of flight

The Cherenkov showers are generated at ca. 10 km height, which is far enough to consider the
photons as forming a plane wave front. Thus, if all the telescopes are pointing to the zenith, the wave
front will reach them at the same time and only the fixed delays explained in section 7.2.1.1 need
to be taken into account. However, in real operation the telescopes will not be generally pointing
to the zenith, but to a certain location defined by specific azimuth and elevation angles. In this
conditions the distance travelled by the photons is not the same for each telescope, and therefore
the shower images will be formed at different times. The delay differences due to the different time
of flight of the Cherenkov photons must be compensated in order to perform the coincidences of the
images caused by the same shower.
7. Trigger Interface Board.

Figure 7.5: Sketch of the optical fiber from the camera to the basement, with an estimated length of 100 m

Figure 7.6: Expected LST layout, in a 100 m square rectangular grid

As it is easy to understand from picture 7.7, when two telescopes are aligned with the pointing direction, the different distances travelled by the Cherenkov photons depends on the elevation angle $\theta$ as defined by equation 7.1:

$$\Delta d = d \cos \theta$$ (7.1)

However, as the telescopes are not usually aligned with the pointing direction, the additional distance at ground level that the Cherenkov photons must travel through ($d$ in equation 7.1) depends on the the azimuth angle $\varphi$. 
Figure 7.7: Different distance travelled by the Cherenkov photons depending on the elevation angle $\theta$

Figure 7.8: Different time of flight depending on the azimuth angle $\varphi$

Considering four LSTs placed at the corners of a square, and oriented with respect to the coordinate system as shown in figure 7.8, the distance $d$ used in equation 7.1 for telescopes 3 and 4 with respect to 1 and 2 respectively, are defined by equation 7.2 for $\varphi < \pi/2$.

$$d = l \cos \varphi$$  \hspace{1cm} (7.2)

On the other hand, the distance $d$ for LSTs 2 and 4 with respect to LSTs 1 and 2, is given by equation 7.3 for $\varphi < \pi$.

$$d = l \sin \varphi$$  \hspace{1cm} (7.3)
Thus, for $\theta < \pi/2$ and $\varphi < \pi/2$, the different time of flight of the Cherenkov photons coming to LST 3 with respect to LST 1 will be given by equation 7.4, while for LST 4 with respect to LST 3 it will be given by 7.5.

$$\Delta \text{time of flight}_{31} = \frac{l}{c} \cos \varphi \cos \theta$$ (7.4)

$$\Delta \text{time of flight}_{43} = \frac{l}{c} \sin \varphi \cos \theta$$ (7.5)

Similar equations can be obtained in a similar way for any two pair of telescopes. It is easy to see that the maximum time difference to be compensated in the TIB will be the one required by the photons to travel a distance equivalent to the maximum telescope separation in ground, i.e. 141 m. In fact, the telescopes will never point at elevation angles lower than $15^\circ$, so the maximum distance difference is 136 m, corresponding to 454 ns. This time should be added to the 2090 ns due to fixed delays, so a buffer of at least 2544 ns is required. Moreover, some more time should be added to perform the logic operations in the TIB, generate the optical pulses, send the different signals through the RJ45 cables in the camera or just as a safety margin. Therefore 3 $\mu$s can be considered as the minimum time difference required, so the 4096 cells of the Dragon front-end board, operating at 1 GHz sampling rate, should be enough.

It is worth to mention that in normal operation the IACTs will be tracking the $\gamma$-ray sources through the sky during some time, from several minutes to hours. During this time the azimuth and elevation angles change, and therefore the delay differences to be compensated. Thus, the pointing direction must be updated quite often and the compensation times must be recalculated. As an example, in order to compensate time errors lower than 2 ns, the pointing direction should be updated for every change of $0.34^\circ$, corresponding to 82 s in the worst case, when the IACTs are pointing near the zenith. The pointing direction is provided by the slow control system.

### 7.2.1.3 Synchronization with local trigger

The delay adjustments explained in sections 7.2.1.1 and 7.2.1.2 are useful to verify if the Level 1 triggers generated in the local LST and its neighbours are happening inside the coincidence window, and thus fulfilling the stereo trigger condition. Due to statistical fluctuations in the shower development, there is a certain jitter in the arrival times of the Cherenkov photons, which makes the optimum duration of the coincidence window to be around 50 ns. This effectively means that, for every single event, the stereo condition can be accomplished at any time during inside the window, with an uncertainty of several tens of nanoseconds. Due to this uncertainty, it is rather inconvenient to generate the camera trigger signal synchronized with the time at which the trigger condition is fulfilled (see figure 7.9). As it was briefly mentioned in the introduction of chapter 3, one of the targets of the trigger system is to minimize the jitter to reduce the amount of samples required for each event (and, as a consequence, the dead time) and to allow the calibration of the DRS4 cells. Therefore, a jitter of up to 50 ns in the trigger time is not acceptable.

---

5For lower angles, the length of the path in the atmosphere which the Cherenkov photons must travel through, is very long and the telescope response is degraded.

6CTA consortium specified 3500 ns
Figure 7.9: If the camera trigger signal is synchronized with the trigger condition, the time required to generate the trigger command is variable.

Nevertheless, the time uncertainty in the compliance with the trigger condition is not a real problem. In fact, every LST has to read its local data, and these local data are synchronized with the local trigger, not with the trigger condition. So, the camera trigger signal must be generated a fixed and precise time after the local trigger, as shown in figure 7.10, whenever the trigger condition was satisfied. This fixed time must be somewhat longer than the longest time required to compensate the delay differences and to finish the coincidence window.

### 7.3 Advanced features

Interfacing with the other trigger generating subsystems and implementing the hardware stereo trigger for four LSTs are the two basic functionalities of the trigger interface board. However, there are other interesting features that can be implemented in the trigger interface board, which are described in this section.
Figure 7.10: If the trigger command is synchronized with the local trigger, the time required to generate the camera trigger signal is fixed.
7.3.1 More LSTs

In principle, there will be four LSTs in the CTA array, both in the north and south hemispheres. However, in the future more LSTs could be built if there were a special interest in improving even more the sensitivity or reducing the observation time at low energies\(^7\). In anticipation of this possible enlargement, the trigger interface board is able to handle up to nine LSTs and perform the stereo trigger algorithm with all its inputs.

With a layout like the one showed in figure 7.11 the required buffer size needs to be increased in 700 ns corresponding to the additional 141 m of optical fiber between the most separated LSTs (eq. 7.6), plus 470 ns corresponding to the increment in in the time of flight (eq. 7.7). Thus, the buffer must be able to store at least 3714 ns of signal, and there would be 382 ns of margin for the TIB logic operations, distribution, etc, considering 4096 memory cells and a sampling frequency of 1 GHz.

\[
\Delta t_{\text{optical fiber}} = \frac{141 \text{m}}{c} = 700 \text{ ns} \tag{7.6}
\]

\[
\Delta t_{\text{maximum time of flight}} = \frac{141 \text{m}}{c} = 470 \text{ ns} \tag{7.7}
\]

\(^7\)The higher the number of LSTs, the larger the number of recorded low energy events and, at the end, the shorter the time required to obtain statistics and scientific results.
7.3.2 MSTs contributing to the LST stereo trigger

The readout of the MSTs will be based on NECTAr chips\(^5\) which only have 1024 memory cells, so it cannot store more than 1024 ns in its buffer if sampling at 1 GHz. This means that the MST cameras cannot wait for the trigger information from the neighbour IACTs, nor be triggered in a hardware stereo mode. However, they can contribute to the stereo trigger algorithms running on their LST neighbours, as sketched in figure \ref{fig:stereo}. Provided that the distances are short enough, the MSTs can use their trigger interface boards to broadcast their local Level 1 trigger pulses to their neighbour LSTs, which can wait for them and thus take this information into account in their stereo trigger algorithms. This idea can take advantage from the TIB capability to handle up to 9 trigger inputs, without requiring to build more expensive LSTs. Nevertheless, as the MSTs and LSTs are optimized for different $\gamma$-ray energy ranges, the gain in performance of the LST will be minor.

![Figure 7.12: A possible stereo trigger scheme with LSTs and MSTs](image)

7.3.3 Slow controllable functionalities

As will be described in section \[7.4\], the TIB is a flexible system essentially implemented in an FPGA and with a micro-PC used for slow control. This architecture makes possible to implement additional functionalities in a straightforward way, as well as to control important parameters dynamically. For instance:

\(^5\)In fact, only some MSTs will be based on NECTAr, while others will follow different architectures. Anyway, if the TIB would be used in this other MSTs, the situation would be the same.
• The duration of the coincidence window can be changed by the slow control system.

• The trigger condition can be changed, in order to choose to look for coincidences of 2, 3, 4 or even more telescopes. Disabling the stereo mode and triggering only in mono mode is also an option.

• The local Level 1 trigger rate, stereo trigger rate and the trigger rates from the neighbours can be monitored by the slow control system, which can take decisions based on this information (change Level 1 thresholds, change Level 1 trigger region size, change stereo trigger condition, etc.).

• The temperature and the status of the optical links can also be monitored, generating alarms if a failure is detected.

7.3.4 Busy state

One of the additional functionalities foreseen in the TIB is a busy state, to avoid distributing new camera trigger signals to the clusters while the readout is still digitizing. This can be required if the readout system is not able to discard these triggers by itself, and it would be as simple as ignoring all the triggers produced during the dead time started after a trigger command.

This scheme could be more complex if different dead times among clusters are considered. For instance, if a scheme like Colibri is used, only the clusters which are effectively read-out would suffer dead time and, as they would start digitizing at slightly different times, their dead times would also finish at slightly different times. In this case, a BUSY signal (already considered in section 7.1), obtained as the global OR of the busy state of all the clusters, would be required.

7.3.5 Topologic stereo trigger

The next step to improve the stereo trigger performance and the noise rejection in an stereo scheme consists on using not only the information about when an IACT was triggered but also what part of the camera caused the trigger. This information can be used by the stereo system to check if the local triggers are compatible with the expected patterns for single $\gamma$-ray-like events or, on the contrary, they correspond to different events which occurred at the same time just by chance. In the last case, it is very likely that some of these events were caused by NSB, so they should be discarded. Figure 7.13 show several examples of stereo trigger patterns compatible with Cherenkov showers or not.

The implementation of a topologic stereo trigger working as described in the previous paragraph is much more complex than the basic functionality, requiring to send to the neighbours not just the trigger pulse, but also a piece of information containing which cluster was fired, or at least in which part of the camera was placed the cluster that was fired. Nevertheless, the optical links between telescopes can be used to broadcast this information, and the FPGA firmware can be improved to handle it, so in principle it is not impossible to implement the topologic stereo scheme with the TIB. An important difficulty would be how to send the number of the local fired cluster to the TIB. The discussion about this is still an open issue, and the topologic stereo trigger will be an important line of work during the next years.
7. Trigger Interface Board.

Figure 7.13: Several topologic stereo trigger patterns. 7.13(a), 7.13(b) and 7.13(c) would fire the stereo trigger, but not 7.13(d)

7.4 Technical description

7.4.1 General architecture

The TIB is implemented in a single PCB housed inside a 19” 1U rack box, as shown in figure 7.14. This rack box will be placed inside the camera, connected to the central backplane, the slow control unit, the clock board, the calibration box, the TIBs in other neighbour IACTs and the power supply unit, as was described in section 7.1. At the same time, the Trigger Interface Board is composed of several electronic subsystems, most of them handled by an FPGA as it is shown in figure 7.15.

Figure 7.14: Trigger Interface Board prototype inside the 1U rack box

The different subsystems are described in the following subsections.

7.4.2 Optical links

Some essential hardware elements of the Trigger Interface Board are the optical links. Even in the case of MSTs triggering in mono, where no communication with neighbours would be required, some
optical links are needed for the communication with the calibration box (calibration and pedestal triggers), or as an alternative possibility to implement fixed delays with optical fibers. The main components of the optical links are described in the following subsections.

7.4.2.1 Optical fibers

Between every two modules connected (TIBs of neighbouring telescopes, calibration boxes, etc.), there will be a cable containing two multimode optical fibers 50/125 OM3 \[\text{[144]}\] \[\text{[145]}\]. This kind of optical fibers are suitable for links of up to 550 m length, handling bit rates of up to 10 Gbps, corresponding to pulses as short as 100 ps. As the distance between telescopes will never be longer than 182 m (supposing an unlikely 9 LST subarray), and the transmitted trigger signals are expected to be around 5 ns width, this kind of optical fibers are very appropriate for our system. Additionally, as this kind of optical fiber cables are very common in LANs, they are quite cheap, with prices around 0.50 €/m.

The optical fiber cables are terminated with standard LC multimode duplex connectors, like the one shown in figure 7.16.

7.4.2.2 Transceivers

Two options were considered to implement the optical transceivers: Using standard SFP modules, or using discrete VCSELs and PiN photodiodes mounted inside LC housings.
7. Trigger Interface Board.

7.4.2.2.1 SFP modules

The first option considered for the transceivers was to use a standard SFP module like the AFBR-5715ALZ from Avago Technologies which is shown in figure 7.17(a). These transceivers consist of a transmitter section based on a 850 nm VCSEL (Vertical Cavity Surface Emitting Laser) and a receiver section containing a PiN photodiode, together with their drivers, amplifiers and other ancillary electronics [146]. One of the optical fibers in the cable is connected to the transmitter and other to the receiver, in order to build the bidirectional link.

The transceiver mentioned above is suitable for OM3 optical fibers, reaching a maximum data rate of 1.25 Gbps. These means that the shortest pulses will be 0.8 ns wide, still shorter than the expected pulses (around 5 ns). Apart from the transmitted and received trigger signals, the transceivers generate two control electronic signals named TX_Fault and LOS to indicate possible failures in the transmission or the reception respectively, and receive one signal TX_Disable, which switches off the transceiver when it is set to high level. Subsection 7.4.4.7 explains how these signals are handled by the FPGA.

Regarding the mechanics, the transceivers comply with the Small Form Factor Pluggable (SFP) standard. This allows to use housings from different suppliers, like the one shown in figure 7.17(b) able to house up to 4 transceivers inside. When some link is not in use, the transceiver can be pull out from the box, or just never being installed, saving resources.

Nevertheless, the SFP transceivers have a minor difficulty: the transmitter must be driven by LVPECL signals, and the receiver also provides LVPECL output signals. This logic standard can not be managed directly by the FPGA, requiring an intermediate stage for translating the LVPECL

![Figure 7.16: Duplex LC connector](image)

![Figure 7.17: Transceiver and housing for 4 SFP transceivers](image)
signals to LVDS or other standard supported by the FPGA. This translation can be implemented with the differential translators SN65LVDS100 and SN65LVDS101, from Texas Instruments [147]. SN65LVDS100 performs the conversion of the LVPECL signals into LVDS ones, while SN65LVDS101 is used in the LVDS to LVPECL translation.

In spite of this inconvenient, the AFBR-5715ALZ SFP transceivers were selected to be mounted in the first TIB prototype due to their simplicity and with the aim to use standard solutions.

### 7.4.2.2 Discrete VCSELs and PiN photodiodes

Due to some problems found during the tests of the first TIB prototype (see section 7.5.9), an ad hoc design for the transceivers has also been considered. Designing the optical transmitter and receiver with discrete VCSELs and PiN photodiodes is an option which provides with great flexibility to optimize the bandwidth, the cost or the power consumption. The drawback is that some analog processing stages need to be designed in order to feed the VCSEL with a signal inside its input range, and to recover an LVDS signal from the analog output of the photodiode. The most critical characteristic is the bandwidth, which must be as large as possible in order to have pulses with very sharp edges, thus maintaining the timing information.

The design of the transmitter is shown in figure 7.18. The VCSEL chosen emits at 850 nm and has 1 GHz bandwidth. It was provided by AFE ltd. [148] who also assembled it in an LC plastic housing. Considering a single-ended input signal between 0 and 3.3 V from the FPGA, the AD8009 [149] operational amplifier is used to adjust the voltage range of the signal and to avoid overloading the FPGA. The AD8009 is a very fast operational amplifier (5500 V/µs and 1 GHz bandwidth), able to drive the VCSEL. Finally the pulses are injected through a decoupling capacitor used to separate the bias.

Figure 7.18: Schematic of the optical transmitter implemented with a discrete VCSEL
7. Trigger Interface Board.

Figure 7.19: Schematic of optical receiver designed with a discrete photodiode.
The design of the receiver is somewhat more complicated. The photodiode chosen was the S5973-01 from Hamamatsu [150], also with 1 GHz bandwidth and assembled into the LC housing by AFE. First the current signal from the photodiode is introduced into a PACTA [95] transimpedance amplifier. The output of the PACTA is a differential voltage signal, which is converted into single-ended with an AD8009 configured as a substractor (the scheme is similar to the one described in section 4.2). Then the single-ended output is compared with a threshold with an ADCMP604, which generates the LVDS output. All the receiver circuit is shown in figure 7.19.

7.4.3 External delays

As it was previously explained in sections 7.2.1.3 and 7.4.4.1, the camera trigger at the output of the TIB must be generated a long\(^9\) and fixed time after the local Level 1 trigger arrives. This delay must be as accurate as possible to know in which cells of the analog memory buffer the signal is. These requirements for the Delayed_local signal make inadvisable to delay it with the flip-flop chains described in 7.4.4.2 first because the accuracy with those delay lines can not be better than 2.5 ns, and second because it would be a waste of logic resources for a delay which, in principle, does not need to be programmable.

Several options have been tested to implement the long asynchronous delay:

- The most obvious way to implement a long delay is to use a long transmission line. Using an optical link like the ones described in section 7.4.2 and a long optical fiber, it should be possible to obtain a very accurate fixed delay. However, this solution would be very bulky because a reel of around 500 m of optical fiber would be required for each telescope.

- The programmable delay line 3D3428-15 from Data Delay Devices inc. [151] can add delays of up to 3825 ns in steps of 15 ns, in a single chip.

- The chip DS1123L-200, from Maxim Integrated [152], is able to add a delay of 512 ns in steps of 2 ns. So, a chain of 8 of this chips connected in cascade, should be able to add up to 4 \(\mu s\).

The possibility to use external chip delays was studied in depth during the first steps of the TIB design. Both delay chips were found to introduce long delays, with a fine precision, high accuracy, low jitter and good stability, according to their data sheets. The 3D3428-15 was preferred, but there were no stock in Europe for this chip, so a chain of 8 DS1123L-200 was included in the first prototype of the TIB. Whatever the solution, it must be tested and characterized, specially in which respects to jitter, as shown in section 7.5.10.

7.4.4 FPGA and firmware

Both the interfacing and the stereo trigger functions consist of properly managing fast digital trigger pulses: replicating, delaying, looking for coincidences, counting, etc. These kind of functions are the typical ones which can be performed by an FPGA, so this technology appeared as the natural option to develop the logic of the TIB. As the FPGAs are programmable devices, they do not only provide with a high performance, but also with a great flexibility. Thus, the firmware installed in

\(^9\)around 3 \(\mu s\)
the FPGA can evolve with the aim of improving or implementing new functionalities as the ones commented in section 7.3.

The FPGA chosen for the TIB was the Xilinx Artix-7 X7A100T-3FGG676 (figure 7.20) for several reasons:

- It belongs to the newest FPGA Series at the moment of developing the TIB, which means more time until it will become obsolete. As the CTA telescopes will have to work during 20 years, this is an important point.

- The Artix 7, being the less powerful FPGA family of the 7 Series, is the most suitable for the TIB, which does not require very high computing power. On the other hand, Artix 7 family is optimized to reduce its power consumption, which is important for all the systems installed in the camera.

- Despite the TIB does not need high computing power, it requires high speed, specially to implement accurate programmable delays as will be described in subsection 7.4.4.2. The standard synchronous logic inside the selected FPGA can work with clock frequencies as high as 500 MHz.

- The selected FPGA has 676 pins, which can be very useful to manage additional interfaces to implement advanced features.

The firmware running in the FPGA contains several logic modules implemented in VHDL. The code can be consulted in [154], but in the following subsections a high level description of the most important modules is presented.

### 7.4.4.1 High level architecture

Figure 7.21 shows a general scheme of the firmware modules implemented in the FPGA. Some functions are programmed directly using libraries provided by Xilinx [155]. For instance, the local Level 1 trigger input is replicated to be sent to the neighbours by using the FPGA input and output buffers. In a similar way, the internal clock frequencies (4 KHz, 50 MHz, 100 MHz and 400 MHz) are obtained from the external 10 MHz input clock by means of the internal PLLs [156], properly
configured with the Xilinx Core Generator [157] and one simple frequency divider. Nevertheless most of the specific functions of the TIB require the development of specific firmware modules.

The stereo logic involves 3 logic modules. First, the local Level 1 trigger input from the central backplane and the inputs from the neighbour telescopes (up to 8) are delayed a programmable number of clock cycles to compensate the delays due to the cable lengths and the pointing direction, as was mentioned in section 7.2.1. The 9 delayed signals are then connected to 9 programmable stretchers, which extend the duration of the trigger pulses until making them as wide as the coincidence window. Then, the delayed and stretched trigger inputs are sent to the stereo logic module which has a counter which is able to provide the number of active inputs for every rising edge of the 400 MHz clock. If the count is greater than a programmable trigger condition, a stereo trigger will be generated. However, to be consistent with what was explained in section 7.2.1.3 the camera trigger pulse is not generated just when the condition is accomplished but it is synchronized with a delayed copy of the local input named “Delayed_local” in figure 7.21.

Once the stereo trigger is generated in the stereo logic module, it is sent to the collector, which is essentially an OR gate that generates a trigger output when the stereo trigger or other input is active. Depending on the input that caused the trigger output, the collector module generates the corresponding trigger type which is sent to the central backplane and to the clock board as described in section 7.1.1. With the aim of being also able to work only with local triggers in mono mode, or to disable the different trigger inputs, the collector also receives a mask to enable/disable each input.

The delay for each input, the coincidence window, the trigger condition and other parameters are configured by the slow control module, which receives these parameters from the Raspberry Pi through an SPI link. Additionally, the trigger inputs and the trigger output are sent to a set of counters which monitor the trigger rates. These rates can be read by the slow control module,
providing with valuable feedback to select the thresholds, choose a suitable trigger condition or to detect failures. Finally, the slow control module is also able to monitor and control the status of the optical links, to configure the external delay and to monitor also the temperature from a chip thermometer.

The following subsections explain some technical details of the most complex modules:

### 7.4.4.2 Programmable delay lines

The programmable delay lines used to delay each input a different amount of time, are based on chains of flip-flops as the one shown in figure 7.22. With every clock cycle, the signal present at the input of each flip-flop passes to the output. So an input pulse requires as many clock cycles as flip-flops in the chain to go through all the flip-flops and reach the output. This means that, with this structure, the amount of delay is as accurate as one clock cycle, so high clock frequencies are required to get a fine delay tuning. A clock frequency of 400 MHz was chosen, obtaining a resolution of 2.5 ns in the delay adjustment. Additionally, the input pulses do not reach the output exactly after \( N \cdot T_{\text{clk}} \) ns, but introducing certain jitter. This jitter results from the fact that the flip-flop outputs can only be updated synchronously with the clock leading edge, while the input pulses can happen at any time. Thus, the input pulse will reach the output of the first flip-flop after an unknown amount of time between 0 and 2.5 ns depending on the arrival time of the input pulse with respect to the rising edge of the clock. Nevertheless, as the delayed outputs from the delay lines are only used to check for coincidences inside a time window of several tens of nanoseconds, and the camera trigger output is synchronized with the local Level 1 trigger, an uncertainty lower than 2.5 ns is not very harmful for the trigger performance. It is also worth to mention that the input pulses will never be narrower than 2.5 ns, so they will always be captured by at least one leading edge of the clock.

The delays introduced by the delay lines can be as long as 4000 ns, which means that the chains should have at least 1600 flip-flops. The first obvious solution to be able to select every possible amount of delay is to connect each flip-flop output to the input of a 1600-input multiplexer. Such a multiplexer does not exist inside the FPGA, so it should be implemented as a multilevel hierarchy of 8 and 4-input multiplexers. A complicated structure like that is not a good solution from a timing point of view, because the output signal from the selected flip-flop would have to go through many multiplexers in cascade and reach its destination in a single clock cycle. So in order to avoid the 1600-input multiplexer, a logarithmic structure like the one shown in figure 7.23 was designed.

The amount of delay which should be added by the delay line is configured by the slow control module by means of a 12 bits word. So, every bit set to “1” introduces a delay correspondent to \( 2^p \) clock cycles, being \( p \) the position of the bit in the 12 bits word. If the flip-flops in the chain are set
in subchains of powers of 2 units as shown in figure 7.23 and the bits of the control word are used to connect these subchains to the signal path or to bypass them, the output of the chain provides with the desired delayed output, just with 11 2-inputs switches. Only 11 from the 12 bits of the delay word are used, providing with an adjustment capability of up to 2048 clock cycles (i.e. 5120 ns at 400 MHz). Moreover, as the longest delays can only be applied to the local input (the inputs from the neighbours have an inherent delay due to the travel through the optical fibers), the delay lines used in the neighbour inputs only use 10 bits and comprise 1024 flip-flops instead of 2048, saving logic resources.

### 7.4.4.3 Stretchers

The stretchers are used to make the pulses coming from the delay lines as wide as the coincidence window. The duration of the coincidence window is programmable by means of a 6 bit number configured by the slow control module, which expresses the duration in clock cycles. The stretchers use the same 400 MHz clock used for the delay lines, so the finest resolution is limited to 2.5 ns. In fact, the stretchers use a delay line like the ones described in section 7.4.4.2 to produce the stretching, but with 6 bits instead of 10 or 11. A copy of the input pulses is sent to the input of this delay line, obtaining at the output a delayed signal. Both the delayed signal and the original input feed the state machine shown in figure 7.24.

![Diagram of the state machine running in the stretcher modules](image)

After the FPGA reset, the state is 0, as well as the output of the stretcher. When the input changes to “1”, the state machine changes to State 1, and the output changes immediately to “1”. This situation remains until the delayed input coming from the delay line changes to “1” and only if the non-delayed input has already changed to “0”. This means that:

- If the input is narrower than the coincidence window (as usually expected), the output pulse width is the coincidence window duration.
- If the input is wider than the coincidence window, the output width is similar to the input width.
If the input pulses arrive at the stretchers separated by less than the coincidence window width, this scheme does not work properly, so that the system can consider several close input triggers as a single one, or to produce outputs shorter than the coincidence window. This situation would mean that a high pulse rate is present at the output of the stretchers, which will be detected by the ITR counters (see section 7.4.4.6), which in turn will be read by the slow control system, which will take the appropriate measures.

7.4.4.4 Stereo Logic

The delayed and stretched inputs from the local and the neighbour telescopes are sent to the Stereo Logic module, which generates a stereo output if the trigger condition is accomplished. The trigger condition consists of having coincident triggers in the local telescope and in one or more neighbours during the coincidence window. This is implemented by connecting the inputs to a fast counter which provides, with every leading edge of the 400 MHz clock, the number of inputs which are set to “1”. The result of the counter is expressed as a 4 bits number, which is compared with the number of coincident triggers required to satisfy the trigger condition. The trigger condition can be reconfigured in a very simple way, just modifying this number by slow control. If, besides satisfying the required number of coincidences, one of the coincident inputs is the local one, the signal named “Stereo_trigger” in figure 7.25 is generated.

![Figure 7.25: Stereo logic block diagram](image)

However, as was previously said in subsections 7.4.4.1 and 7.2.1.3, the Stereo Output cannot be simply generated when the stereo trigger condition is accomplished. Instead, it must be generated a fixed time after the local trigger, i.e. synchronized with the signal named “Delayed_local” in figures 7.21 and 7.25. To do this, the Stereo_trigger signal is sent to a programmable delay line as the ones described in section 7.4.4.2 and, once delayed it feeds a state machine which generates an “Armed” output. When this Armed signal is set to “1”, a stereo output is generated when Delayed_local appears.

The delay line is required to set Armed = 1 only some tens of nanoseconds before the expected arrival of Delayed_local. Of course it is impossible to know accurately when the stereo trigger condition is going to be accomplished and therefore when Armed is going to be set to one (it can happen at any time inside the coincidence window). However, what it is possible is to know how much time the local trigger is being delayed in the Programmable Delay Lines module to compensate the neighbour’s delays before checking for coincidences and how much delay is introduced in the Delayed_local path. Thus, introducing an additional delay of T_{stereotrigger} ns, calculated according to equation 7.8, it is possible to ensure that Armed will be set to “1” between T_{coincidence} + T_{securitymargin} ns and T_{securitymargin} ns before the arrival of Delayed_local.
\[ T_{\text{stereo trigger}} = T_{\text{delayed local}} - T_{\text{coincidences}} - T_{\text{coincidence window}} - T_{\text{security margin}} \quad (7.8) \]

Figure 7.26 illustrates this calculation. If \textit{Stereo trigger} is not delayed, \textit{Armed} could be activated a long time before the arrival of the corresponding \textit{Delayed local} pulse and this could cause the acceptance of previous local triggers which did not comply with the coincident condition as stereo ones. On the contrary, if \textit{Armed} is set to “1” just a few nanoseconds before the time at which \textit{Delayed local} is expected, is very unlikely that a local trigger different from the one which caused the coincidence could be accepted.

![Figure 7.26: Stereo trigger delay scheme](image)

![Figure 7.27: State machine which controls the generation of the \textit{Armed} signal](image)

Regarding the state machine which controls the activation of the \textit{Armed} signal, its scheme is shown in figure 7.27. It is more complicated than just setting \textit{Armed} to “1” when \textit{Delayed stereo trigger} arrives, with the aim to produce only one stereo trigger when the trigger condition is accomplished during a long time. Thus, starting from the \textit{waiting} state, it changes to \textit{armed} when \textit{delayed stereo trigger} appears. Then, when \textit{Delayed local} arrives and generates the Stereo Output the state changes to \textit{shoted}, setting \textit{Armed} to “0”. In this state, \textit{Delayed stereo trigger} must be “0” to make the state machine go back to \textit{waiting} state and then being ready to get armed again.
So, if the trigger condition is fulfilled during a long time, the state machine remains in *shoted* state, avoiding several triggers to be generated for a single long event.

### 7.4.4.5 Collector

The Collector module implements the interfacing function with the different trigger origins, generating the *trigger_output* signal every time a trigger comes from any of the inputs. Thus, the trigger output is implemented in a simple way with a 5 input OR gate and an AND gate, as it is shown in figure 7.28.

![Trigger output generation in the collector module](image)

The AND gate allows to generate a trigger output directly from the local telescope trigger (*Input 0* signal), whenever the mono trigger mode is selected, as will be the case in the MSTs. It is important to notice that, whatever the input, the trigger output is generated in a completely asynchronous way, keeping the timing information in the leading edge of the trigger output and introducing very low (24ps RMS). For the trigger type generation, the input trigger signals are copied and stretched in order to work with them synchronously with the state machine of figure 7.29.

![State machine which controls the generation and transmission of the trigger type information](image)

When the stretched copy of the trigger output signal changes from “0” to “1”, the 3 bits of the trigger type corresponding to the effective triggering input are calculated, and then a signal called *TXStart* is set to “1”, indicating to the SPI module\(^{10}\) that there are data to transmit. From this moment, the state machine ignores the possible new triggers, remaining in the *transmitting* state.

---

\(^{10}\)The SPI module is a free implementation.
Until the SPI module finishes transmitting the trigger type. Then, the SPI sets to “1” a signal named TXDone, indicating to the collector module that it is ready to accept new transmissions. It is worth to say that the collector state machine works with the 400 MHz clock, evaluating the different variables every 2.5 ns, while the SPI module receives a 50 MHz clock for its state machine, sending the bits at 10 MHz.

7.4.4.6 ITR counters

The Individual Telescope Rate (ITR) counters are a set of counters in charge of counting the number of input triggers from each telescope (local and neighbours), as well as output triggers, during a certain period of time, with the aim to provide the slow control module with information to calculate the trigger rates. The trigger rate monitoring is very important to set the Level 1 thresholds and the trigger condition to the lowest possible levels, while maintaining the trigger rate below the maximum telescope readout rate¹¹.

The design of digital counters entails a compromise between the number of bits of the counter and the maximum counting speed. As it has been represented in figure 7.30, the counter is composed by a chain of 2 bit adders. The time between one addition and the next one must be long enough to allow a carry bit to ripple through the whole chain of full adders and to have the result ready at the input of the counters to start the next addition. Thus, the more bits in the counter, the longer the time required to propagate the carries and the lower the maximum frequency at which the counter can work¹².

In the particular case of the ITR counters, the inputs will be separated by some µs during normal operation (i.e. the expected trigger rates are below 1 MHz). If the counters are fed with the input pulses after going through the stretchers, the pulses to be counted will be long enough to allow the counters to work at lower frequencies, and therefore to reach higher ranges. The coincidence window, and the correspondent pulse width of the stretched pulses will be around 50 ns, but it is programmable so, in order to have some safety margin, a minimum pulse width of 10 ns has been considered. Assuming this condition, the counters have been designed to have 8 bits and being updated at 100 MHz. Every 10 ns each counter checks if its input has changed from “0” to “1”. If so, they increment the account, otherwise they do nothing.

In principle, the counters are read-out and reset to 0 every 250 µs (4 kHz rate), so they are useful to monitor rates between 4 kHz and around 1 MHz. If the rate is higher, the counters maintain their

¹¹Limited by the dead time
¹²For this reason it is not possible to implement the delay lines described in section 7.4.4.2 by counting the number of clock cycles.
maximum value \((2^8 - 1 = 255)\), so the slow control module will know that the rate is too high and it will take the appropriate actions. If it were required to measure higher or lower trigger rates, it would be possible to do it just by changing the frequency at which the counters are read and reset.

### 7.4.4.7 SFP control

The optical links used to send and receive triggers to/from the neighbours, as well as the calibration and pedestal signals, are implemented in the first TIB prototype by means of TX/RX SFP modules \[146\], which provide with several bits to monitor and control the link status:

- **TX\_Disable**: When the FPGA sets this bit to “1”, the optical transmitter is switched off.
- **TX\_Fault**: If a laser fault happen, the SFP module sets **TX\_Fault** to “1”, and disables the laser.
- **RX\_LOS**: A Loss of Signal (LOS) bit indicates that the received optical power is too low to recover the signal, due to a disconnected or broken fiber, switched off transmitter or other reason.

The SFP control module simply gathers all these bits from all the SFP modules, forming words which can be read by the slow control module. Additionally, it generates a generic alarm signal directly connected to the Raspberry Pi if any of the control bits is indicating a failure. In this way, the slow control module does not need to read the SFP status periodically, but only when a problem is detected.

### 7.4.4.8 External delay control

In the first TIB prototype, the external delays described in section [7.4.3] are implemented with a chain of Maxim DS1123LE-200 [152] programmable delay chips. These chips need to be configured by sending an 8-bits word to each chip through an SPI link. All the chips share the clock, MISO and MOSI lines, while they have independent chip selects. With the aim to handle these links and send the configuration information properly, a firmware module was implemented. This module receives from the slow control nine 8-bit words (one for each chip) and a signal indicating when the configuration of all the chips must be updated (**Write\_ex\_dels**). When the updating command arrives, the module sends the 8-bit word to one chip after the other until programming all of them. Figure [7.31] shows the state machine of the firmware module.

The process of updating the configuration uses a variable \(n\) to select each chip. Thus, when coming from **Waiting** state, the chip corresponding to \(n=0\) is updated in the **Writing** state (\(TX\_start=1\) starts the SPI communication). Then, when that message has been sent, **TX\_done** changes to “1” and the state changes to **Handshaking**. This state increments \(n\) and in the next step the state changes to **Writing** again to send the configuration message to the next chip. The process is repeated until programming all the delay chips. Then the state comes back to **Waiting**.

With the aim to initialize all the chips with a known value after the reset of the system, the state is set to **Writing** instead of **Waiting**, so the initial values are loaded.
7.4.4.9 Thermometer

The trigger interface board is equipped with a TC77 [158] chip thermometer, readable by a SPI interface. The thermometer firmware module is in charge of controlling this SPI interface, reading the temperature every 250 \(\mu s\) and writing the data in a register accessible by the slow control module.

7.4.4.10 Slow control module

The Slow Control firmware module implements an slave SPI interface which allows the Raspberry Pi to read and write 32 bit words. These words are composed of an 8-bit prefix which defines what information is being read or written and 24 data bits. Table 7.2 contains the different codes and the data corresponding to each one.

<table>
<thead>
<tr>
<th>Prefix</th>
<th>Data bits</th>
<th>Information</th>
<th>Read/written by the Raspberry Pi</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x01</td>
<td>12 LSB</td>
<td>Local trigger delay, in clock cycles</td>
<td>Written</td>
</tr>
<tr>
<td>0x02</td>
<td>12 LSB</td>
<td>Neighbour 1 trigger delay, in clock cycles</td>
<td>Written</td>
</tr>
<tr>
<td>0x03</td>
<td>12 LSB</td>
<td>Neighbour 2 trigger delay, in clock cycles</td>
<td>Written</td>
</tr>
<tr>
<td>0x04</td>
<td>12 LSB</td>
<td>Neighbour 3 trigger delay, in clock cycles</td>
<td>Written</td>
</tr>
<tr>
<td>0x05</td>
<td>12 LSB</td>
<td>Neighbour 4 trigger delay, in clock cycles</td>
<td>Written</td>
</tr>
<tr>
<td>0x06</td>
<td>12 LSB</td>
<td>Neighbour 5 trigger delay, in clock cycles</td>
<td>Written</td>
</tr>
<tr>
<td>0x07</td>
<td>12 LSB</td>
<td>Neighbour 6 trigger delay, in clock cycles</td>
<td>Written</td>
</tr>
<tr>
<td>0x08</td>
<td>12 LSB</td>
<td>Neighbour 7 trigger delay, in clock cycles</td>
<td>Written</td>
</tr>
<tr>
<td>0x09</td>
<td>12 LSB</td>
<td>Neighbour 8 trigger delay, in clock cycles</td>
<td>Written</td>
</tr>
<tr>
<td>–</td>
<td>–</td>
<td>–</td>
<td></td>
</tr>
</tbody>
</table>
7. Trigger Interface Board.

<table>
<thead>
<tr>
<th>Address</th>
<th>Length</th>
<th>Description</th>
<th>Access</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x11</td>
<td>12 LSB</td>
<td>Output trigger duration, in clock cycles</td>
<td>Written</td>
</tr>
<tr>
<td>0x20</td>
<td>7 LSB</td>
<td>Coincidence window, in clock cycles</td>
<td>Written</td>
</tr>
<tr>
<td>0x21</td>
<td>4 LSB</td>
<td>Trigger condition, in number of coincidences</td>
<td>Written</td>
</tr>
<tr>
<td>0x22</td>
<td>8 LSB</td>
<td>If =0xFF, mono trigger enabled</td>
<td>Written</td>
</tr>
<tr>
<td>0x23</td>
<td>12 LSB</td>
<td>Additional delay $T_{\text{stereotrigger}}$, in clock cycles</td>
<td>Written</td>
</tr>
<tr>
<td>0x30</td>
<td>8 LSB</td>
<td>Stereo count, for rate monitoring</td>
<td>Read</td>
</tr>
<tr>
<td>0x31</td>
<td>8 LSB</td>
<td>Local trigger count, for rate monitoring</td>
<td>Read</td>
</tr>
<tr>
<td>0x33</td>
<td>8 LSB</td>
<td>Neighbour 1 trigger count, for rate monitoring</td>
<td>Read</td>
</tr>
<tr>
<td>0x34</td>
<td>8 LSB</td>
<td>Neighbour 2 trigger count, for rate monitoring</td>
<td>Read</td>
</tr>
<tr>
<td>0x35</td>
<td>8 LSB</td>
<td>Neighbour 3 trigger count, for rate monitoring</td>
<td>Read</td>
</tr>
<tr>
<td>0x36</td>
<td>8 LSB</td>
<td>Neighbour 4 trigger count, for rate monitoring</td>
<td>Read</td>
</tr>
<tr>
<td>0x37</td>
<td>8 LSB</td>
<td>Neighbour 5 trigger count, for rate monitoring</td>
<td>Read</td>
</tr>
<tr>
<td>0x38</td>
<td>8 LSB</td>
<td>Neighbour 6 trigger count, for rate monitoring</td>
<td>Read</td>
</tr>
<tr>
<td>0x39</td>
<td>8 LSB</td>
<td>Neighbour 7 trigger count, for rate monitoring</td>
<td>Read</td>
</tr>
<tr>
<td>0x3F</td>
<td>8 LSB</td>
<td>Neighbour 8 trigger count, for rate monitoring</td>
<td>Read</td>
</tr>
<tr>
<td>0x40</td>
<td>10 LSB</td>
<td>SFP enables</td>
<td>Read</td>
</tr>
<tr>
<td>0x41</td>
<td>10 LSB</td>
<td>SFP TX_Fault</td>
<td>Read</td>
</tr>
<tr>
<td>0x42</td>
<td>10 LSB</td>
<td>SFP LOS, Loss of Signal</td>
<td>Read</td>
</tr>
<tr>
<td>0x50</td>
<td>13 LSB</td>
<td>Temperature</td>
<td>Read</td>
</tr>
<tr>
<td>0xF0</td>
<td>8 LSB</td>
<td>Unknown prefix</td>
<td>Read</td>
</tr>
</tbody>
</table>

Table 7.2: Slow control registers

When an SPI message is received and its prefix does not correspond to a defined one, the slow control module sets an alarm line directly connected to the Raspberry Pi to “1”, and writes the unknown received prefix in the 0xF0 address. In this way, the Raspberry Pi can read what was received, which can be useful for debugging.

Another useful function of the slow control module is to write the initial values of the different parameters, before receiving them from the Raspberry Pi. This allows to test the different functionalities, even without the Raspberry Pi (see section 7.4.5.2). With the aim to have the updated information about the slow control always accessible, a wiki page has been created [159].

7.4.5 Raspberry Pi

The TIB contains a Raspberry Pi micro-computer (figure 7.32), which is in charge of the FPGA configuration during the booting of the system and the slow control communication. In spite of its small size and very low price, the Raspberry Pi is a complete PC running a Linux operating

---

13 Around 30 € at the time when this thesis was written.
system which is stored in an SD card used as hard disk. It has several buses: two USBs, one RJ45, several general purpose pins, one audio connector and even an HDMI. In the case of the TIB, the Ethernet interface will be used to communicate with the camera slow control system, while the General Purpose Input/Output (GPIO) pins are used to interface with the FPGA.

![Photograph of a Raspberry Pi micro-computer](image)

Figure 7.32: Photograph of a Raspberry Pi micro-computer

### 7.4.5.1 Interface with the FPGA

The Raspberry Pi have 26 pins in its GPIO interface, assigned to different signals as shown in table 7.3.

The signals can be divided in several groups:

- SPI MOSI, SPI MISO, SPI clock, SPI Chip Select 0 (CS0) and SPI Chip Select 1 (CS1) constitute an SPI interface able to control two SPI devices. In fact, all the lines are connected to the FPGA: CS0 is active during the transmission of the FPGA configuration file in the initialization (see section 7.4.5.2), while CS1 is used during the transmission of the slow control parameters. In both cases the Raspberry Pi is the master, while the FPGA is the slave device, which means that the clock is generated by the micro PC.

- I2C serial data (SDA) and I2C clock implement an I2C standard link connected to the FPGA. This interface is not currently used, but the lines are reserved for future uses.

- UART TX and UART RX can be used to implement a serial communication interface between the Raspberry Pi and the FPGA. As in the case of I2C, it is not currently used but reserved for future uses.

---

[14] We choose the most popular distribution optimized for Raspberry Pi, called Raspbian.
Table 7.3: Raspberry Pi GPIO pinout

- PROGRAM B, INIT B, RESET and DONE are used during the initialization. See section 7.4.5.2
- Programmable inputs are used for managing alarms.
- Pin 11 is a programmable output used for resetting the default values in the FPGA.
- +5 V is an input power supply, while +3.3 V is an output power supply for low power demanding devices.

7.4.5.2 FPGA-initialization

The Xilinx Artix 7 FPGAs can be configured in different ways. Taking advantage of the presence of the Raspberry Pi, the so called “slave serial mode” has been chosen [163]. According to this configuration scheme, the Raspberry Pi sends the firmware to the FPGA during the initialization by means of an SPI interface. Figure 7.33 shows the connections between the Raspberry Pi (labeled as Microprocessor or CPLD), the FPGA and the JTAG connector. CCLK, DIN and PROGRAM_B correspond to the 3 typical SPI lines, clock, data and chip select respectively. The Raspberry Pi plays the role of master in this communication, generating the clock.

The JTAG connector provides with an alternative and effective way to load the firmware in the FPGA and run tests. In the first prototypes of the TIB an external JTAG connector is present in the front of the box with the aim to debug problems. In the final Trigger Interface Boards it will be an internal connector.

7.4.5.3 Interface with the slow control unit

The Raspberry Pi is in charge of communicating with the central camera slow control unit, using the Ethernet camera network. This interface requires coordination with several CTA teams working
on this issue and it was still under definition by the time this thesis was written. However, some guidelines have been given to develop the slow control software. The most important decision has been to use OPC-Unified Architecture [164] as the base communication architecture. OPC-UA works efficiently to control different parts, whether they are simple or complex, and is multiplatform, offering different APIs for software development. The Raspberry Pi will run an OPC-UA server implementation for the Java virtual machine.

### 7.4.5.4 Other functions in the Raspberry Pi

Apart from interfacing the FPGA and the camera slow control system, the computing power of the Raspberry Pi is very useful to perform certain functions and calculations locally, reducing the workload of the camera slow control. Some of these additional functionalities are:

- Calculation of the number of clock cycles that every trigger input must be delayed, depending

![Figure 7.33: Slave serial mode FPGA configuration scheme][163]
on the pointing direction. The camera slow control can send the pointing direction or directly
the delay in ns, and the Raspberry Pi calculates the delays in clock cycles.

- Centralization of the alarms. The Raspberry Pi checks periodically the trigger rates, the status
of the optical links and the temperature, warning the central slow control only if necessary.

- SSH accessibility, useful for debugging.

7.4.6 Power supply

The Trigger Interface Board receives a single +24 V DC power supply from the camera power
supply system. From this voltage, the power must be provided to the different subsystems, which
require different supply voltages. Table 7.4 shows the power consumption requirements of the dif-
ferent active hardware elements. In order to satisfy the power requirements efficiently, a two levels
power supply system has been designed, according to the diagram shown in figure 7.34.

As the most demanding power supply voltages are the +5 V and the +3.3 V, two switched
DC-DC modules have been used to generate them from the +24 V general supply. This first step
from +24 V must be done with switched DC-DCs because the voltage drop is too high to use linear
regulators efficiently. On the other hand, the +2.5 V, +1.8 V and + 1 V are generated from +3.3
V by means of less noisy linear regulators. The Trigger Interface Board is not very sensitive to
the noise in the power supply because it is a digital design where the most important signals are
differential, so the switched noise introduced by the DC-DCs is not critical. Nevertheless, the noise
in the power supplies has been measured and the results are shown in section 7.5.1.

The different power supply modules have been designed with the Webench Power Designer on-
line tool from Texas Instruments [165]. Their schematics, as well as the schematics of all the
TIB hardware modules can be seen in appendix A.2. Table 7.5 summarizes the most important
characteristics of the designed power supplies.
<table>
<thead>
<tr>
<th>Component</th>
<th>+5V</th>
<th>+3.3V</th>
<th>+2.5V</th>
<th>+1.8V</th>
<th>+1V</th>
<th>Quantity</th>
<th>+5V</th>
<th>+3.3V</th>
<th>+2.5V</th>
<th>+1.8V</th>
<th>+1V</th>
</tr>
</thead>
<tbody>
<tr>
<td>Raspberry Pi</td>
<td>700 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>700 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Artix 7</td>
<td>21 mA</td>
<td>393 mA</td>
<td>191 mA</td>
<td>73 mA</td>
<td>1</td>
<td>21 mA</td>
<td>393 mA</td>
<td>191 mA</td>
<td>73 mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Transceiver</td>
<td>220 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>12</td>
<td>2460 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SN65LVDS100</td>
<td>35 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>12</td>
<td>420 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SN65LVDS101</td>
<td>61 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>12</td>
<td>732 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DS1123L</td>
<td>30 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>9</td>
<td>270 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TC77</td>
<td>0.4 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>0.4 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Total current flowing (mA)**
- Raspberry Pi: 700 mA
- Artix 7: 4083 mA
- Transceiver: 2460 mA
- SN65LVDS100: 420 mA
- SN65LVDS101: 732 mA
- DS1123L: 270 mA
- TC77: 0.4 mA

**Total power consumption (mW)**
- Raspberry Pi: 3500 mW
- Artix 7: 13475 mW
- Transceiver: 982 mW
- SN65LVDS100: 239 mW
- SN65LVDS101: 73 mA
- DS1123L: 73 mA
- TC77: 73 mA

Table 7.4: Expected power consumption according to datasheets and FPGA simulations
7. Trigger Interface Board.

<table>
<thead>
<tr>
<th>Output power voltage</th>
<th>Type</th>
<th>Maximum output current</th>
<th>Efficiency</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5 V</td>
<td>Switched</td>
<td>1 A</td>
<td>84 %</td>
</tr>
<tr>
<td>+3.3 V</td>
<td>Switched</td>
<td>6 A</td>
<td>93 %</td>
</tr>
<tr>
<td>+2.5 V</td>
<td>Linear</td>
<td>500 mA</td>
<td>75 %</td>
</tr>
<tr>
<td>+1.8 V</td>
<td>Linear</td>
<td>300 mA</td>
<td>54 %</td>
</tr>
<tr>
<td>+1 V</td>
<td>Linear</td>
<td>250 mA</td>
<td>30 %</td>
</tr>
</tbody>
</table>

Table 7.5: Characteristics of the power supplies modules

Taking into account the efficiencies of table 7.5 and the power demands of table 7.4, the global power consumption of the TIB can be estimated according to equation 7.9.

\[
\text{Power consumption} = \left( \frac{I_{2.5} \cdot 2.5V}{\eta_{2.5}} + \frac{I_{1.8} \cdot 1.8V}{\eta_{1.8}} + \frac{I_{1} \cdot 1V}{\eta_{1}} \right) \cdot \frac{1}{\eta_{3}} + \frac{I_{3.3} \cdot 3.3V}{\eta_{3.3}} + \frac{I_{5} \cdot 5V}{\eta_{5}} = 21.009 \text{ W}
\]

(7.9)

7.4.7 Temperature monitoring

The Trigger Interface Board includes a TC77 thermometer chip \[158\], which is read by the FPGA as was explained in subsection 7.4.4.9. Contrary to what it could be expected, the components with the most restrictive operating temperature range are not the transceivers (which have a VCSEL) but the Raspberry Pi \[160\], the FPGA \[153\] and the programmable delay lines DS1123LE \[152\]. Table 7.6 gathers the operating temperature range of the different components, showing an overall temperature range between 0 and +70 °C. The delay line is the most restrictive element, but it is still not clear if the DS1123L will be present in the final versions of the Trigger Interface Board.

Taking into account the temperature limits from table 7.6 and the temperature measured with the sensor, it will be possible to operate the camera cooling system \[108\] between safety margins.

7.4.8 TIB PCB design

The TIB is a complex board which needs to handle many input and output signals, which in many cases consist of differential pairs. First, there are 24 differential pairs to and from the optical links, and other 32 differential pairs connected to the RJ45 connectors. Additionally, there are single-ended lines for the optical links monitoring, 15 lines for the communication with the Raspberry Pi, 12 for the control of the external delays implemented with the DS1123L and still some more for the JTAG interface and the reading of the thermometer. So many lines connected to the 676 pads FPGA, together with the different power supply rails described in section 7.4.6 required a complex 16 layer PCB design (figure 7.35) which was developed with Altium Designer \[166\].

The PCB design considered several restrictions such as the delay equalization of the lines coming from the neighbours, the controlled impedance of the differential pairs, the coupling between adjacent lines or the noise from the power supplies. Additionally a 3D model of the board (figure 7.36(b))
<table>
<thead>
<tr>
<th>Component</th>
<th>Minimum Temperature (°C)</th>
<th>Maximum temperature (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Raspberry Pi</td>
<td>0</td>
<td>+85</td>
</tr>
<tr>
<td>Avago AFBR5715 ALZ</td>
<td>-40</td>
<td>+85</td>
</tr>
<tr>
<td>SN65LVDS100/101</td>
<td>-40</td>
<td>+85</td>
</tr>
<tr>
<td>Xilinx Artix 7 FPGA</td>
<td>0</td>
<td>+100</td>
</tr>
<tr>
<td>TC77 thermometer</td>
<td>-55</td>
<td>+125</td>
</tr>
<tr>
<td>LP36890DT-2.5</td>
<td>-40</td>
<td>+125</td>
</tr>
<tr>
<td>LM22672MR-5.0</td>
<td>-40</td>
<td>+125</td>
</tr>
<tr>
<td>CDCV304PWRG4</td>
<td>-40</td>
<td>+85</td>
</tr>
<tr>
<td>DS1123L-200</td>
<td>0</td>
<td>+70</td>
</tr>
<tr>
<td>LP38691DT-1.8</td>
<td>-40</td>
<td>+125</td>
</tr>
<tr>
<td>CSD18534Q5A</td>
<td>-55</td>
<td>+150</td>
</tr>
<tr>
<td>B240A-13-F Schottky Diode</td>
<td>-65</td>
<td>+150</td>
</tr>
<tr>
<td>LP3878SD-ADJ</td>
<td>-40</td>
<td>+125</td>
</tr>
<tr>
<td>LM3151MH-3.3</td>
<td>-40</td>
<td>+125</td>
</tr>
<tr>
<td>Ceramic Capacitors</td>
<td>-30</td>
<td>+85</td>
</tr>
<tr>
<td>Leds</td>
<td>-55</td>
<td>+85</td>
</tr>
<tr>
<td>Fuses</td>
<td>-55</td>
<td>+125</td>
</tr>
<tr>
<td>Inductors</td>
<td>-40</td>
<td>+85</td>
</tr>
<tr>
<td>Resistors</td>
<td>-55</td>
<td>+125</td>
</tr>
<tr>
<td>Electrolytic capacitors</td>
<td>-40</td>
<td>+85</td>
</tr>
<tr>
<td>Tantalum capacitors</td>
<td>-55</td>
<td>+105</td>
</tr>
<tr>
<td><strong>Global temperature range</strong></td>
<td><strong>0</strong></td>
<td><strong>+70</strong></td>
</tr>
</tbody>
</table>

Table 7.6: Operating temperature range of the electronic components in the TIB

![TIB prototype PCB stack-up](image)

Figure 7.35: TIB prototype PCB stack-up

was used to ensure the mechanical compatibility with the rack box. Figure 7.36 shows two views of the board design and a photo of the manufactured prototype.
Figure 7.36: Views of the TIB design and first prototype
7.5 TIB measurements

Two boards of the first prototype of the TIB have been manufactured and tested. The goal of this prototype is to test the different functionalities, to improve the FPGA firmware, to develop the slow control software which will run in the Raspberry Pi and finally to provide with a TIB for several CTA camera integration tests which will take place during 2014. In order to perform the tests, the auxiliary boards shown in figure 7.37 were manufactured.

- Board in figure 7.37(a) simulates the central backplane interface.
- Board in figure 7.37(b) mimics the clock board.
- Board in figure 7.37(c) simulates an optical interface.
- Board in figure 7.37(d) is a generic adapter from RJ45 into SMA connectors.

The first three boards include an MCP2200 chip [167] each one, which can generate input pulses controlled by a computer through an USB interface.

The results obtained from these tests and the new requirements requested by the LST and MST camera developers will be taken into account for a second, upgraded, version which should be the one finally installed in the LST and MST cameras. The next sections show the main features tested in the TIB.

7.5.1 Power supplies

The first systems to be tested were the power supplies. They work as expected, providing with enough current for the different subsystems. Table 7.7 contains the measured DC voltage levels and the noise, measured as the AC coupled RMS voltages, corresponding to the different power rails (figure 7.38). The table shows that the measured DC levels are very close to the nominal ones and the noise power is very low. Looking at the numbers it is possible to notice that the RMS voltages is higher in the +5 V and +3.3 V power supplies. This is because these two power supplies are switched ones, in contrast to the others which are generated by means of linear regulators. The only problem related with the power supplies is that the +1 V LED indicator does not shine (figure 7.38(d)) because it was not selected properly and its threshold voltage is higher than 1 V.

<table>
<thead>
<tr>
<th>Nominal voltage</th>
<th>Measured DC (V)</th>
<th>Measured AC RMS (mV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5 V</td>
<td>+5.01</td>
<td>4.15</td>
</tr>
<tr>
<td>+3.3 V</td>
<td>+3.36</td>
<td>5.37</td>
</tr>
<tr>
<td>+2.5 V</td>
<td>+2.55</td>
<td>1.97</td>
</tr>
<tr>
<td>+1.8 V</td>
<td>+1.78</td>
<td>2.68</td>
</tr>
<tr>
<td>+1 V</td>
<td>+1.09</td>
<td>3.74</td>
</tr>
</tbody>
</table>

Table 7.7: Measured DC voltage and AC coupled RMS voltage for the different voltage rails present in the TIB
7. Trigger Interface Board.

Figure 7.37: Auxiliary boards used for the tests of the Trigger Interface Board

7.5.2 FPGA configuration

The next system to be tested was the FPGA. First it was tested through the JTAG interface, observing that the FPGA was properly installed and the communication was possible. The next step was to configure the FPGA with the Raspberry Pi, and this target was also accomplished.

7.5.3 Clock generation in the PLLs

In order to test the different firmware modules running in the FPGA, different frequencies must be generated in the PLLs from the original 10 MHz input clock. In the first tests a problem with the matching of the input clock was found, which made the PLL to consider clock reflections as clock cycles and at the end to generate higher output frequencies than expected. The problem was caused because the Xilinx core generator does not activate the internal termination of the input buffer, represented in figure 7.39. Once the problem was found, it was corrected by activating the termination explicitly in the VHDL code and the output frequencies were the expected ones.
7. Trigger Interface Board.

7.5.4 FPGA delay lines

Once the high clock frequencies were available, it was possible to test the other firmware modules. The next ones were the flip-flop based delay lines described in section 7.4.4.2. In order to test them,
a copy of the input and the output of a delay module were directly connected to two spare RJ45 pairs which, after an adapter board like the one shown in figure 7.37(d), were connected to an oscilloscope. Delays from 0 to 1600 cycles (4 µs) were tested, observing a minimum delay of 6.2 ns corresponding to 0 cycles, which behaves as an offset added to the configured delay. This offset is due to propagation inside the TIB, and it does not mean any trouble. Regarding the maximum jitter, it was always limited to around 2.5 ns for all the delays tested, which corresponds to the minimum clock period, just as expected. Figures 7.40 and 7.41 show several delay measurements.

![Figure 7.40: 0, 2.5, 12.5, 25 and 30 ns delayed outputs (blue and green) and input (yellow)](image)

7.5.5 Stretchers

The next module to test were the stretchers. As in the case of the delay lines, the output of the stretchers was connected to an spare RJ45 connector in order to measure the width of the pulses. Figure 7.42 contains several measurements showing that the stretcher modules work as expected, i.e. stretching the pulse up to the configured width when the pulse is narrower than the coincidence window, and not changing the output width when the input pulse is wider than the coincidence window width, as it was described in section 7.4.4.3.
Figure 7.41: 4 µs delayed output (green) and input (yellow)

(a) Input width 2.7 ns, configured width 10 ns  
(b) Input width 2.7 ns, configured width 50 ns  
(c) Input width 15 ns, configured width 10 ns  
(d) Input width 30 ns, configured width 10 ns

Figure 7.42: Several pulse width measurements at the output of the stretchers
7.5.6 Stereo Logic

The tests of the stereo logic were difficult to perform with the oscilloscope because there are many signals involved, and not all of them can be represented in the screen at the same time. The available oscilloscope only have 4 channels and the outputs from the RJ45 connectors consist of differential pairs, so only 2 signals could be simultaneously represented without using the memories. Additionally, measuring the signals involved in the stereo logic outside the FPGA adds additional delays due to the cables, connectors, etc. which can distort the real situation when looking for coincidences. In this situation, it was preferred to use a Xilinx tool named ChipScope\textsuperscript{[168]}. This tool uses the spare resources in the FPGA to implement a virtual logic analyzer, which can be used to see the internal signals, sampling them with an internal existing clock (the 400 MHz one was chosen), triggering with a selectable signal (the local trigger input was chosen) and storing the samples in the RAM blocks existing in the FPGA. By means of this powerful tool, all the internal signals participating in the logic could be represented in a PC like in a logic analyzer. The figures 7.43 and 7.44 in the following pages show several typical situations.

Figure 7.43(a) shows a typical situation where a trigger output is generated. The 2nd, 3rd and 4th rows in the figure (\textit{inputs} $<0>$, \textit{inputs} $<1>$ and \textit{inputs} $<2>$) correspond to the Level 1 trigger signal coming from the backplane and two Level 1 trigger inputs coming from neighbour telescopes\textsuperscript{[19]} These input trigger pulses are delayed and stretched, so 6th, 7th and 8th rows represent the signals coming into the stereo logic module. In real conditions the inputs would show a longer separation in time and the delays required to compensate them would be longer too. For these tests, short delays have been selected in order to see all the signals which are important for the logic in the same screen. In this way, the 9th signal (\textit{condition}) is set to “1” when the trigger condition is accomplished, which in figure 7.43(a) happens for 3 coincident inputs. The 10th row, named \textit{stereo_trigger} requires \textit{condition} to be set to “1” and also checks that one of the active inputs is the local one. If this is the case, the \textit{stereo_trigger} signal can be delayed, as will be shown in figure 7.44(b) or not delayed as shown in figure 7.43(a) generating in any case the 11th signal, labelled as \textit{delayed_local}. This signal changes the state of the state machine shown in figure 7.27 which is represented by the signal \textit{state\_FSM\_FFd}, changing from \textit{waiting} to \textit{armed}, which means that a stereo trigger output will be generated when the delayed copy of the local input will arrive. This delayed copy is named as \textit{delayed_local} in figures 7.43 and 7.44. When it arrives, the stereo output signal (\textit{stereo\_output}) is generated, changing the state from \textit{armed} to \textit{shoted} during the trigger output duration and, finally changing to \textit{waiting} again. The last signal, named \textit{Stereo\_T}, represents the trigger output from the FPGA.

Figure 7.43(b) shows the signals in a case in which the trigger condition is not fulfilled because there are never 3 coincident signals, and therefore \textit{condition} is never set to “1”. On the other hand, figure 7.44(a) shows a situation in which the trigger condition requires 2 coincident telescopes, but \textit{stereo\_trigger} is shorter than \textit{condition} because the local trigger is only active during part of the time. Finally, figure 7.44(b) shows a case in which \textit{delayed\_stereo} is delayed with the aim to reduce the time during which \textit{armed} is enabled, reducing the probability of generating a trigger output due to a previous non-coincident local Level 1 trigger.

\textsuperscript{16}1st and 5th signals (\textit{stereo\_trigger\_top}/\textit{inputs} and ../\textit{stereo\_logic}/\textit{inputs} are 3-bit buses containing the decimal representation of signals 2nd, 3rd and 4th or 6th, 7th and 8th respectively
7. Trigger Interface Board.

Figure 7.43: Measurements of the signals involved in stereo logic, requiring 3 coincident trigger inputs.
7. Trigger Interface Board.

(a) Complying condition of 2 coincident trigger inputs, but requiring also local trigger

(b) Delayed stereo used to reduce the armed time

Figure 7.44: Measurements of the signals involved in stereo logic, showing local trigger requirement and utility of delayed stereo.
7.5.7 Collector

The collector module inside the FPGA was also tested, obtaining output triggers corresponding to the different trigger inputs. The mask allows to enable or disable the trigger inputs, and the trigger type is generated correctly. Figure 7.45 shows the output corresponding to a software trigger coming from the clock board. The corresponding code “101” is read in the leading edges of the 10 MHz clock. As it was required to represent 3 differential signals with a 4-channel oscilloscope, the trigger output was stored in memory (blue line) and, using it as trigger, the clock and data lines are represented with the yellow and green lines respectively.

Figure 7.45: Trigger output pulse (blue) and trigger type clock (yellow) and data (green).

7.5.8 ITR counters

The ITR counters were also measured, just by setting different input trigger frequencies and reading the accounts, which are updated every 250 $\mu$s as it was explained in section 7.4.4.6. The results are gathered in table 7.8 showing that the counters work as expected:

As it was expected from their implementation, the ITR counters cannot measure rates with an accuracy better than 4 kHz (because of the updating period), or to measure rates higher than 1.02 MHz, (because they are 8-bit counters). Nevertheless, the current characteristics of the counters are suitable for the expected rates to be measured in CTA.

7.5.9 Optical links

The optical links were implemented in the first prototype with SFP transceivers, like the ones used in optical Gigabit Ethernet networks [146]. These transceivers are easy to control, and very
7. Trigger Interface Board.

<table>
<thead>
<tr>
<th>Input rate (kHz)</th>
<th>Counts in a period of 250 $\mu$s</th>
<th>Measured rate (kHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>10</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>12</td>
<td>3</td>
<td>12</td>
</tr>
<tr>
<td>20</td>
<td>5</td>
<td>20</td>
</tr>
<tr>
<td>40</td>
<td>10</td>
<td>40</td>
</tr>
<tr>
<td>100</td>
<td>25</td>
<td>100</td>
</tr>
<tr>
<td>200</td>
<td>50</td>
<td>200</td>
</tr>
<tr>
<td>300</td>
<td>75</td>
<td>300</td>
</tr>
<tr>
<td>500</td>
<td>125</td>
<td>500</td>
</tr>
<tr>
<td>800</td>
<td>200</td>
<td>800</td>
</tr>
<tr>
<td>1000</td>
<td>250</td>
<td>1000</td>
</tr>
<tr>
<td>1500</td>
<td>255</td>
<td>1020</td>
</tr>
</tbody>
</table>

Table 7.8: Measured rates using the ITR counters

adequate for data transmission through cheap OM3 optical fibers in distances of up to 550 m length. However the tests showed that the SFP transceivers were not a suitable option for sending trigger pulses.

When testing an optical link, it was observed a high level of noise in the received signal. This was caused because, in the transmitter, the differential LVPECL inputs are AC coupled as shown in figure 7.46. If the signal is changing very fast, like it is the case in the Ethernet signals[17], it works properly but, this is not the case of the digital trigger pulses. These trigger pulses sent by the camera telescopes consists of pulses of a few nanoseconds width (around 10 ns), which are sent at a maximum rate of some hundreds of kHz. This means that the baseline is set to “0” during most of the time. Looking at the scheme of figure 7.46, it is easy to understand that the DC levels of such a differential signal are removed by the capacitors, so the DC voltage is the same in the positive and negative inputs of the receiver (points marked as $TD^+$ and $TD^-$ in the figure). In this situation, the slightest noise fluctuations are recognized by the transmitter as “0s” or “1s”, sending noisy pulses. Real pulses are effectively sent, but together with thousands of noise pulses.

![Figure 7.46: Emitter part of an SFP, transceiver, AC coupled](image)

The solution to this problem will consist of replacing the SFP transceivers of the first TIB

---

[17] Optical Gigabit Ethernet uses 8b/10b encoding, which achieves DC balance by mapping 8 bit symbols in 10 bit symbols, where there are never more than 5 consecutive zeros or ones. [169]
prototype by analog optical links implemented with discrete VCSELs and PIN photodiodes, as was described in section 7.4.2.2.2. The transceivers have been implemented in test boards and tested with two optical fibers of 2 and 500 m. Figure 7.47 shows the measured signals corresponding to the 2 m link. The purple line was measured with a probe with the aim to show that this kind of links can handle pulsed signals properly. On the other hand, figure 7.48 shows the input and output with a 500 m optical fiber, demonstrating that the optical power and the sensibility of the receptor are adequate. The bandwidth is large enough to allow sharp edges and, as a result, the jitter is very low: only 77 ps with the 500 m optical fiber.

![Graph showing measured signals](image)

Figure 7.47: Inverted copy of the input signal (magenta), received analog signal at the input of the comparator (purple) and LVDS output (yellow) of the analog optical link, with a 2 m optical fiber

7.5.10 External delays

The different ways to implement the external delays described in section 7.4.3 have been tested:

7.5.10.1 Delays with DS1123LE-200

The external delays implemented with the Maxim DS1123LE-200 chips were the option chosen for the first TIB prototype. They were tested and, in fact, used to delay the local trigger.

---

18 The length of the probe cable is longer than the one of the cable which connects the LVDS output to the oscilloscope. This is why the LVDS output appears before the analog pulse.
7. Trigger Interface Board.

7.5.10.2 Delays with 3D3428

In spite of the difficulties with the supply of this chip, it was finally possible to get a sample and test it. The measurement corresponding to the expected required delay is shown in figure 7.50. As it can be seen in the figure, the jitter is much lower than with the Maxim device: for a 2.7 µs delay, the std. deviation of the jitter is 606 ps. Therefore this chip will be the chosen one for the upcoming version of the TIB.
The delay can be implemented with a long optical fiber and the analog optical links described in section 7.4.2.2.2. The measurements shown in figures 7.47 and 7.48 show that this is a feasible option. With the 500 m length optical fiber, a delay of 2.53 µs with a jitter of only 77 ps standard deviation was achieved, which is better than with any existing chip. However, this solution is very bulky and not very feasible to be implemented in an IACT.

7.5.11 Test conclusions

The tests have shown that the first prototype of the TIB can comply with most of the requirements. Most of the concepts have been successfully tested:

- The stereo trigger and the trigger gathering functions can be implemented in an FPGA, working at 400 MHz.
- A Raspberry Pi is very useful to configure the FPGA and perform the slow control functionalities, avoiding complex Ethernet implementations.
- The delay lines and the stretchers based in flip-flop chains work as expected, with a jitter limited by the FPGA clock frequency.
A complex logic has been developed, which can generate trigger outputs which are synchronous with a local Level 1 trigger signal, but not with the FPGA clock.

The trigger type generation worked as expected.

The trigger rates can be measured in the FPGA.

The SPI control of external chips, such as the DS1123L or the thermometer worked properly.

In spite of the board complexity, no crosstalk problems between lines were observed.

The designed power supplies add very little noise.

In addition, there are two important points to improve in the next prototype version:

The optical SFP transceivers must be replaced by the ones based on discrete VCSELs and PiN photodiodes, capable of working with trigger-like pulsed signals.

The 8 delay chips DS1123LE-200 from Maxim must be replaced by one 3D3428 from Data Delay Devices, with much lower jitter.

Anyway, it must be pointed out that the first TIB prototype fulfils the requirements for the forthcoming integration tests, with only one camera. When the improvements, which are already
tested, will be included in the second TIB prototype, it will be possible to accomplish all the requirements of CTA LSTs and MSTs.
Chapter 8

Conclusion and Outlook

8.1 Conclusions

During the last four years I have been working at GAE-UCM, together with other Spanish groups from CIEMAT, IFAE and UB and in coordination with other foreign institutions, specially from France and Japan, with the aim to build the best possible trigger system for the large and medium sized telescopes of the forthcoming Cherenkov Telescope Array. On the base of our previous knowledge and our experience with the MAGIC telescope, we conceived a system with a great expected performance according to MonteCarlo simulations (see section 3.2), and which is feasible to be constructed and operated.

The proposed trigger architecture follows a multi-level scheme, able to support many of the most powerful trigger techniques: majority trigger, sum trigger, variable trigger region sizes, partial readout, sliding window, two-thresholds strategies, Colibri, PMT transit time calibration, hardware stereo trigger and even software array trigger with the digitized data. Such a global architecture is the result of the collaboration between all the mentioned teams mentioned above. Nevertheless, each group developed a different hardware element: IFAE team designed the Level 0, CIEMAT team is in charge of the backplane, UB worked in ASICs and at UCM-GAE we designed the Level 1 and the TIB, which are the core of my thesis.

The Level 1 implements successfully the required functionalities: it combines the inputs from sets of clusters and decides if the camera should be triggered or not. It does it in a very short time, with a negligible jitter, complying with the bandwidth requirement and adding very low noise. It is able to implement the sumtrigger scheme, it supports Colibri (as described in chapter 5) and includes the necessary hardware to implement the delay compensation system described in chapter 6. Several prototypes have been tested with the other systems and the current design is ready for industrial production. Additionally, the development of the Level 1 produced 2 extra-outcomes:

- Usability of microwave techniques and technologies adapted to short pulse handling. The typical spectrum of a PMT output pulse ranges from low frequencies to up to 1 GHz and, at these high frequencies the RF and microwave technologies can be useful. The case of the Wilkinson splitters or the use of Schottky diodes are examples of this.
• Patent of a new family of logic gates, able to work with LVDS and other differential logic standards.

Regarding the TIB, two boards of the first prototype have been designed, manufactured and tested, and the results are very satisfactory. The current TIBs have been able to comply with the very demanding requirements needed to implement the LST hardware stereo logic, gathering the different trigger origins and generating the trigger type. The use of chains of flip-flops in a FPGA have showed the expected performance in the delay lines and in the stretchers, and the Raspberry Pi has been a good solution to implement the slow control communication and to configure the FPGA. Thus, the current prototypes are useful for the single camera demonstrator tests which will take place during this year. Two problems with the optical links and the external delays have been detected, and the solutions are ready to be implemented in the next version of the TIB, which is scheduled to be ready some time before two telescopes will be ready to work together in a stereo trigger scheme.

In short, it can be said that the work carried out during these years has made possible to present an excellent trigger system, able to comply with the demanding requirements of CTA LSTs and MSTs.

8.2 Outlook

The CTA project is now at the end of its prototyping phase. From 2014 to 2016, prototypes for large demonstrators and complete MSTs and LSTs will be built, tested and assessed. These complete prototype telescopes will be also used to test and adjust the trigger distribution system, check the accuracy of the different calibration algorithms (flat-fielding, trigger amplitude, delays...) and to finish the implementation of all the details required for the correct data taking, such as those related with the data format, event building, time stamping, slow control, etc. In summary, all the details required to make CTA telescopes work, but which can not be tested without a complete camera, will be implemented and tested in this phase.

Additionally, building these first telescopes implies the first industrial production of several elements, such as the camera front-end boards and backplanes, and their assembly in clusters with PMTs. These elements must be tested before being mounted in the camera, according to a quality control protocol which still needs to be defined. Defining the measurements to be done in each step, the acceptable values, and developing the corresponding test setups is an intensive work which also needs to be done in this stage. Part of this work will be subcontracted to companies, but always under the control of the groups which developed the systems.

All this work will not leave much time for developing new ideas. However, there are two main innovative lines to be developed, as soon as the other tasks allow us.

8.2.1 Trigger integration in ASICs

One interesting idea, with the aim of reducing the number of components, simplifying the assembly, reducing costs and power consumption, is to develop ASICs concentrating the different trigger functionalities. Our partners in ICCUB (Institute of Science of the Cosmos, University of Barcelona)
in Spain and our french colleagues at IRFU (Institut de Recherche sur les lois Fondamentales de l’Univers) have some experience developing ASICS ([58], [95], [98]), so that we (mainly ICC-UB and Ciemat, with UCM and IFAE collaborating in the specification and testing) have taken advantage of their experience and collaboration to design and manufacture ASICS for the trigger.

In this way, one ASIC for Level 0 and other for Level 1 have been designed, and a first version produced and tested, while other ASIC for the Level 0 fan-out function is in the design phase. Some functionalities like the ones related with the SPI slow control used in the Level 1 to adjust the threshold levels have been easy to include, because they have been already implemented for NECTAr. However, the ones related with differential to single-ended conversion or the addition of analog signals were more complicated requiring to be redesigned. This was so because several basic functions are easier to implement in an ASIC in a different way from how they are implemented with discrete components. For instance, the Wilkinson splitter functionality can be implemented in a more straightforward way replicating the signals with current mirrors. In general, replicating and adding currents, is preferable when working with ASICS.

Regarding the ASICs manufacturing, Europractice [170] has allowed us to share the silicon wafer with other projects, making the prototype production much cheaper. After the production, the ASICs are in the process of being fully characterized to check if they can substitute the Level 1 with discrete components.

The GAE-UCM group which I belong, has contributed with the Level 1 ASIC specification and will also help with its characterization. Before being directly soldered in the front-end board, a first batch of ASICs will be mounted on mezzanines compatible with the ones implemented with discrete components. In this way, the ASICs can be tested with the front-end boards, and their behaviour can be compared with the one obtained with discrete components. The GAE-UCM group will be in charge of the production of the L1 mezzanines with the Level 1 ASIC designed by the Ciemat team. The target is to have the ASICs characterized and ready for integration in the front-end boards and in the backplane for the massive production phase, when most of the telescopes will be built. If it is not possible, designs with discrete components are the default solution.

8.2.2 Topologic stereo trigger

In the case of the Trigger Interface Board, there are still a few improvements to include regarding firmware debugging and software development. As was mentioned in section 7.3, there are several advanced functionalities which could be implemented if required, although the baseline which consists of looking for temporal coincidences between 4 LSTs and gathering the different trigger origins is working as expected.

One of the most promising improvements is the topologic hardware stereo trigger. As it was briefly described in section 7.3.5, it consists of looking not only for coincidences inside a time window, but also for images compatible with Cherenkov showers. Adding this additional condition, most of the NSB triggers which happen by chance inside the time window can be rejected, while keeping the \( \gamma \)-ray-like showers. As the trigger rate can be further reduced, it is possible to lower the thresholds until reaching the maximum reading rate again at a smaller energy threshold.

A similar topologic scheme has been proposed for the MAGIC telescopes, which could serve as a baseline design for the CTA LSTs. The first simulations results, whose performance is represented in figure 8.1 show improvements above 20% in the collection area below 100 GeV [171].
of CTA LSTs, having 4 telescopes instead of only two, an even larger gain is expected. This case with 4 LSTs is currently under study with simulations.

![Effective Area Graph](image)

(a) Absolute effective area

![Effective Area Graph](image)

(b) Normalized effective area

Figure 8.1: Simulation results of the topologic scheme for the MAGIC telescopes

The practical implementation of a topologic hardware stereo trigger in CTA would require some minor changes in the current trigger hardware. The trigger system presented in this thesis can handle all the trigger information in a pulse: a trigger pulse means that the trigger threshold has
been exceeded somewhere in the camera, a known amount of time before receiving the leading edge of the pulse. To implement the topologic scheme, the information about which cluster triggered, or at least which area of the camera was triggered, is required by the Trigger Interface Board to look for valid patterns.

There is only one spare line in the RJ45 interface between the TIB and the central backplane (see table 7.1), so in order to send more information to the TIB, this information must come from other backplanes apart from the central one. Considering this second option, two schemes have been proposed, which are described in subsections 8.2.2.1 and 8.2.2.2.

8.2.2.1 Sectorization

In these scheme the special backplanes which provide information to the TIB are the 7 ones around the central backplane. According to the current distribution scheme for the trigger, when one cluster is fired, it sends its trigger to a neighbour which, in turn, sends it to other neighbour and this process repeats until reaching the central cluster. The path followed by the trigger signal changes depending on the specific cluster, but always is composed of some “diagonal” jumps until finding their corresponding main path (or none if the fired cluster is in the main path), and some “radial” jumps until reaching the central cluster. This is illustrated with red arrows in figure 8.2.
This way of collecting the trigger signals means that, any of the six special backplanes surrounding the central one receives the triggers from a triangular sector which covers 1/6 of the camera. So, once the special cluster which received the trigger is known, it is possible to deduce in which camera sector it was generated. Additionally, if the number of jumps is encoded in the pulse width of the trigger pulse, it is possible to restrict even more the possible trigger origins to one of the areas with the same color in figure 8.2. The clusters corresponding to the last two jumps have been coloured with the same color (i.e. included in the same region) to avoid very small regions, however they can be divided in other two regions corresponding to one or two jumps away from the special cluster.

With this scheme, as it is described by figure 8.2, the TIB can know in which of the the 37 regions of the camera the trigger was originated. This information can be codified with 6 bits and broadcasted through the optical links to the other LSTs. So, considering 4 LSTs, the TIB can manage a table with $37^4 = 1874161$ possibilities: some of them will be accepted as images produced by a $\gamma$-ray shower, while others don’t. If this granularity is not enough to get good results from the topologic trigger, the triangulation scheme can be used.

8.2.2.2 Triangulation

The triangulation scheme is more complex, but it allows to know exactly which cluster was triggered. When a cluster is triggered (orange in figure 8.3), it distributes a signal to all its neighbours, which in turn send their signals to their surrounding neighbours and so on, generating a trigger circular wave front which expands throughout the camera (red circumferences). The number of jumps is codified in the pulse width, so the special clusters (red ones in figure 8.3) can know how far from them a trigger has happened. In this way, the TIB, which will be additionally connected to these special clusters, also knows how far from each special cluster a trigger happened and can triangulate the position of the trigger origin.

The propagation of the trigger wave throughout the backplanes network would be independent from the standard trigger propagation, and could be done using spare lines in the connectors between neighbour clusters. However, the way in which it could be propagated to prevent the wave from coming back, or how would it solve special cases like two clusters triggering at the same time is still under development.

Additionally, knowing which cluster from the 265 in a camera was triggered in the 4 telescopes means $265^4 \approx 5 \cdot 10^9$ possibilities to be analyzed by the TIB FPGA. This is probably too much to take the decision with a look-up table in a short time, so maybe some kind of region reduction would be required, partially loosing the greatest advantage of this scheme.
Figure 8.3: Triangulation scheme
Appendix A

Schematics

A.1 Level 1 schematics
### TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>SHEET NO.</th>
<th>SHEET NAME</th>
<th>BLOCK NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>page1</td>
<td>l1delaymasterv3</td>
</tr>
<tr>
<td>2</td>
<td>page2</td>
<td>l1delaymasterv3</td>
</tr>
<tr>
<td>3</td>
<td>page1</td>
<td>diff2single</td>
</tr>
<tr>
<td>4</td>
<td>page1</td>
<td>dividers</td>
</tr>
<tr>
<td>5</td>
<td>page1</td>
<td>dividers</td>
</tr>
<tr>
<td>6</td>
<td>page1</td>
<td>adder4</td>
</tr>
<tr>
<td>7</td>
<td>page1</td>
<td>diff2singleb</td>
</tr>
<tr>
<td>8</td>
<td>page1</td>
<td>div2</td>
</tr>
<tr>
<td>9</td>
<td>page1</td>
<td>div2</td>
</tr>
<tr>
<td>10</td>
<td>page1</td>
<td>atenuator</td>
</tr>
<tr>
<td>11</td>
<td>page1</td>
<td>atenuator</td>
</tr>
<tr>
<td>12</td>
<td>page1</td>
<td>lvds_or</td>
</tr>
<tr>
<td>13</td>
<td>page1</td>
<td>lvds_or</td>
</tr>
<tr>
<td>14</td>
<td>page1</td>
<td>comparator</td>
</tr>
<tr>
<td>15</td>
<td>page1</td>
<td>comparator</td>
</tr>
<tr>
<td>16</td>
<td>page1</td>
<td>lvds_end</td>
</tr>
<tr>
<td>17</td>
<td>page1</td>
<td>width2amp</td>
</tr>
<tr>
<td>18</td>
<td>page1</td>
<td>read_pulse_amp</td>
</tr>
</tbody>
</table>

Figure A.1: L1: Schematic Index
Figure A.2: L1: General Schematic
Figure A.3: L1: Differential to Single-Ended (channels 0,1,and 2)
Figure A.4: L1: 3 branches splitter
Figure A.5: L1: 4 inputs adders
Figure A.6: L1: Differential to Single-Ended (channels 3, 4 and 5)
Figure A.7: L1: 2 branches splitter
Figure A.8: L1: Attenuator
Figure A.9: L1: LVDS OR gate
Figure A.10: L1: comparators
Figure A.11: L1: LVDS AND gate
Figure A.12: L1: Width to Amplitude converter
Figure A.13: L1: Read Pulse Amplitude circuit
A.2 Trigger interface board schematics
Figure A.14: TIB: FPGA pins
A. Schematics

Figure A.15: TIB: FPGA power filtering
Figure A.16: TIB: JTAG connector
Figure A.17: TIB: Raspberry Pi pins
Figure A.18: TIB: LVDS to LVPECL translators
Figure A.19: TIB: LVPECL to LVDS translators
Figure A.20: TIB: Optical transceivers to/from neighbours
Figure A.21: TIB: Optical transceivers to/from calibration box
Figure A.22: TIB: RJ45 connectors
Figure A.24: TIB: Thermometer
Figure A.25: TIB: Power supplies
Figure A.26: TIB: Power monitor LEDs, mechanical holes and grounding
## Appendix B

### Bill of materials

#### B.1 Bill of materials of Level 1

The following table shows the cost of the different devices which are part of the Level 1 trigger subsystem:

<table>
<thead>
<tr>
<th>Functionality</th>
<th>Reference</th>
<th>Manufacturer</th>
<th>Cost/unit (€)</th>
<th>Quantity</th>
<th>Total cost (€)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Differential to single-ended</td>
<td>AD8003</td>
<td>Analog Devices</td>
<td>2.92 0.01 0.02</td>
<td>2 36 12</td>
<td>5.84 0.36 0.24</td>
</tr>
<tr>
<td></td>
<td>Resistors</td>
<td>Various</td>
<td>3.44 0.02 0.05</td>
<td>6 12 24</td>
<td>6.88 0.72 0.60</td>
</tr>
<tr>
<td></td>
<td>Capacitors</td>
<td>Various</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Splitter 3</td>
<td>Resistors</td>
<td>Various</td>
<td>0.01 0.01 0.02</td>
<td>8 10 4</td>
<td>0.08 0.08 0.20</td>
</tr>
<tr>
<td></td>
<td>Capacitors</td>
<td>Various</td>
<td>0.15 0.02 0.05</td>
<td>6 10 3</td>
<td>0.16 0.16 0.50</td>
</tr>
<tr>
<td></td>
<td>Inductors</td>
<td>Various</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Splitter 2</td>
<td>Resistors</td>
<td>Various</td>
<td>0.01 0.01 0.02</td>
<td>8 10 4</td>
<td>0.08 0.08 0.20</td>
</tr>
<tr>
<td></td>
<td>Capacitors</td>
<td>Various</td>
<td>0.15 0.02 0.05</td>
<td>6 10 3</td>
<td>0.16 0.16 0.50</td>
</tr>
<tr>
<td></td>
<td>Inductors</td>
<td>Various</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Attenuator</td>
<td>Resistors</td>
<td>Various</td>
<td>0.01 0.01 0.02</td>
<td>8 10 4</td>
<td>0.08 0.08 0.20</td>
</tr>
<tr>
<td></td>
<td>Capacitors</td>
<td>Various</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Switching Network</td>
<td>ADG901</td>
<td>Analog Devices</td>
<td>0.98 0.02 0.05</td>
<td>16 8 7</td>
<td>8.16 0.80 0.32</td>
</tr>
<tr>
<td></td>
<td>Capacitors</td>
<td>Various</td>
<td>1.02 0.05 0.05</td>
<td>19 16 1</td>
<td>8.16 0.80 0.32</td>
</tr>
<tr>
<td>Matching and decoupling</td>
<td>Resistors</td>
<td>Various</td>
<td>0.01 0.01 0.02</td>
<td>8 10 4</td>
<td>0.08 0.08 0.20</td>
</tr>
<tr>
<td></td>
<td>Capacitors</td>
<td>Various</td>
<td>0.02 0.05 0.05</td>
<td>19 16 1</td>
<td>0.38 0.32 0.14</td>
</tr>
<tr>
<td>Slow Control Logic</td>
<td>74HC00</td>
<td>NXP</td>
<td>0.10 0.12 0.02</td>
<td>1 1 1</td>
<td>0.15 0.14 0.12</td>
</tr>
<tr>
<td></td>
<td>SN74LVC1G32</td>
<td>Texas Inst.</td>
<td>0.15 0.14 0.02</td>
<td>1 1 1</td>
<td>0.15 0.14 0.12</td>
</tr>
<tr>
<td></td>
<td>Capacitors</td>
<td>Various</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Adder</td>
<td>AD8003</td>
<td>Analog Devices</td>
<td>2.92 0.01 0.02</td>
<td>1 27 6</td>
<td>3.44 0.27 0.12</td>
</tr>
<tr>
<td></td>
<td>Resistors</td>
<td>Various</td>
<td>3.44 0.02 0.05</td>
<td>6 27 9</td>
<td>3.44 0.27 0.12</td>
</tr>
<tr>
<td></td>
<td>Capacitors</td>
<td>Various</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Comparator</td>
<td>ADCMP604</td>
<td>Analog Devices</td>
<td>2.18 0.02 0.05</td>
<td>9 6 3</td>
<td>8.34 0.45 0.18</td>
</tr>
<tr>
<td></td>
<td>Resistors</td>
<td>Various</td>
<td>2.78 0.05 0.05</td>
<td>6 3 9</td>
<td>8.34 0.45 0.18</td>
</tr>
<tr>
<td></td>
<td>Capacitors</td>
<td>Various</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Comparator</td>
<td>ADCMP604</td>
<td>Analog Devices</td>
<td>2.18 0.02 0.05</td>
<td>9 6 3</td>
<td>8.34 0.45 0.18</td>
</tr>
<tr>
<td></td>
<td>Resistors</td>
<td>Various</td>
<td>2.78 0.05 0.05</td>
<td>6 3 9</td>
<td>8.34 0.45 0.18</td>
</tr>
<tr>
<td></td>
<td>Capacitors</td>
<td>Various</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table B.1: Level 1 bill of materials per cluster: Component
costs in €

<table>
<thead>
<tr>
<th>Component</th>
<th>Quantity</th>
<th>Total Cost</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total Components</td>
<td>319</td>
<td>55.26 70.40</td>
</tr>
</tbody>
</table>
### B. Bill of materials

<table>
<thead>
<tr>
<th>Concept</th>
<th>Manufacturer</th>
<th>Unit price(€)</th>
<th>Quantity</th>
<th>Total cost(€)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Connector QMSS-016-06.75-L-D-DP-A</td>
<td>Samtec</td>
<td>5.00/6.65</td>
<td>1</td>
<td>5.00/6.65</td>
</tr>
<tr>
<td>Connector QMSS-016-06.75-L-D-DP-PC4</td>
<td>Samtec</td>
<td>7.00/7.99</td>
<td>1</td>
<td>7.00/7.99</td>
</tr>
<tr>
<td>Capacitors for power filtering</td>
<td>Various</td>
<td>0.02/0.05</td>
<td>6</td>
<td>0.12/0.30</td>
</tr>
<tr>
<td>FR4 multilayer PCB manufacturing</td>
<td>Lab Circuits</td>
<td>3.32/8.56</td>
<td>1</td>
<td>3.32/8.56</td>
</tr>
<tr>
<td>Board assembly</td>
<td>SETI Electrónica</td>
<td>19.94/30.40</td>
<td>1</td>
<td>19.94/30.40</td>
</tr>
</tbody>
</table>

**Additional mezzanine cost (€)**  
35.38/53.90

Table B.2: Level 1 bill of materials per cluster: Mezzanine manufacturing costs in €

<table>
<thead>
<tr>
<th>Concept</th>
<th>Manufacturer</th>
<th>Unit price(€)</th>
<th>Quantity</th>
<th>Total cost(€)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCB manufacturing fixed costs</td>
<td>Lab Circuits</td>
<td>597.00/1056.00</td>
<td>1</td>
<td>597.00/1056.00</td>
</tr>
<tr>
<td>Silk Screen</td>
<td>SETI Electrónica</td>
<td>150.00/150.00</td>
<td>2</td>
<td>300.00/300.00</td>
</tr>
<tr>
<td>SMD Pick &amp; Place program</td>
<td>SETI Electrónica</td>
<td>120.00/120.00</td>
<td>1</td>
<td>120.00/120.00</td>
</tr>
</tbody>
</table>

**Board batch production fixed cost (€)**  
1017.00/1476.00

Table B.3: Level 1 mezzanine production fixed costs in €
### B.2 Bill of materials of the trigger interface board

Table B.4 contains all the costs required to manufacture one trigger interface board module. Unlike in the case of Level 1, the TIB is an independent module, so the costs of manufacturing the PCB and assembling the components must be always taken into account. Additionally, there will be also some fixed costs gathered in table B.5 to be shared between all the manufactured boards [1]. The total number of TIBs will quite smaller, so from the manufacturer point of view all of the boards will be considered as prototypes, which means more expensive prices.

<table>
<thead>
<tr>
<th>Component</th>
<th>Value</th>
<th>Unit price (€)</th>
<th>Quantity</th>
<th>Cost (€)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>min</td>
<td>max</td>
<td>min</td>
</tr>
<tr>
<td>LP38690DT-2.5</td>
<td></td>
<td>0.79</td>
<td>0.91</td>
<td>1</td>
</tr>
<tr>
<td>LM22672MR-5.0</td>
<td></td>
<td>2.00</td>
<td>2.72</td>
<td>1</td>
</tr>
<tr>
<td>CDCV304PWRG4</td>
<td></td>
<td>1.63</td>
<td>2.08</td>
<td>1</td>
</tr>
<tr>
<td>DS1123L-200</td>
<td></td>
<td>11.51</td>
<td>11.51</td>
<td>9</td>
</tr>
<tr>
<td>SFP box x4</td>
<td></td>
<td>24.93</td>
<td>27.61</td>
<td>3</td>
</tr>
<tr>
<td>LP38691DT-1.8</td>
<td></td>
<td>0.62</td>
<td>0.826</td>
<td>1</td>
</tr>
<tr>
<td>CSD18534Q5A</td>
<td></td>
<td>0.76</td>
<td>1.89</td>
<td>2</td>
</tr>
<tr>
<td>Artix-7 FPGA</td>
<td></td>
<td>203.50</td>
<td>203.50</td>
<td>1</td>
</tr>
<tr>
<td>B240A-13-F</td>
<td></td>
<td>0.057</td>
<td>0.079</td>
<td>1</td>
</tr>
<tr>
<td>JTAG connector</td>
<td></td>
<td>0.836</td>
<td>1.41</td>
<td>1</td>
</tr>
<tr>
<td>Jumper 2 vias</td>
<td></td>
<td>0.002</td>
<td>0.072</td>
<td>1</td>
</tr>
<tr>
<td>SN65LVDS101</td>
<td></td>
<td>2.68</td>
<td>4.19</td>
<td>12</td>
</tr>
<tr>
<td>LP3878SD-ADJ</td>
<td></td>
<td>0.92</td>
<td>1.87</td>
<td>1</td>
</tr>
<tr>
<td>SN65LVDS100</td>
<td></td>
<td>2.60</td>
<td>4.19</td>
<td>12</td>
</tr>
<tr>
<td>Raspberry Pi connector</td>
<td></td>
<td>3.03</td>
<td>10.13</td>
<td>1</td>
</tr>
<tr>
<td>RJ45 connector</td>
<td></td>
<td>15.79</td>
<td>17.74</td>
<td>1</td>
</tr>
<tr>
<td>Power connector</td>
<td></td>
<td>0.68</td>
<td>1.23</td>
<td>1</td>
</tr>
<tr>
<td>LM3151MHE-3.3</td>
<td></td>
<td>3.16</td>
<td>3.84</td>
<td>1</td>
</tr>
<tr>
<td>TC77</td>
<td></td>
<td>0.61</td>
<td>0.67</td>
<td>1</td>
</tr>
<tr>
<td>Green LED SMD</td>
<td></td>
<td>0.038</td>
<td>0.053</td>
<td>5</td>
</tr>
<tr>
<td>Fuse</td>
<td>0.5 A</td>
<td>0.775</td>
<td>1.141</td>
<td>1</td>
</tr>
<tr>
<td>Capacitor 0603 10V</td>
<td>1 μF</td>
<td>0.003</td>
<td>0.009</td>
<td>4</td>
</tr>
<tr>
<td>Capacitor 0603 50V</td>
<td>1 μF</td>
<td>0.032</td>
<td>0.1</td>
<td>1</td>
</tr>
<tr>
<td>Inductor 0805</td>
<td>1 μH</td>
<td>0.055</td>
<td>0.092</td>
<td>24</td>
</tr>
<tr>
<td>Inductor 0603</td>
<td>1 μH</td>
<td>0.044</td>
<td>0.11</td>
<td>4</td>
</tr>
<tr>
<td>Fuse</td>
<td>1.5 A</td>
<td>0.674</td>
<td>1.063</td>
<td>2</td>
</tr>
<tr>
<td>Capacitor 0805</td>
<td>2.2 μF</td>
<td>0.077</td>
<td>0.168</td>
<td>1</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>2.4 kΩ</td>
<td>0.009</td>
<td>0.016</td>
<td>1</td>
</tr>
<tr>
<td>Fuse</td>
<td>2.5 A</td>
<td>0.594</td>
<td>0.874</td>
<td>1</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>4.7 kΩ</td>
<td>0.004</td>
<td>0.008</td>
<td>3</td>
</tr>
<tr>
<td>Capacitor 0805</td>
<td>4.7 μF</td>
<td>0.183</td>
<td>0.51</td>
<td>2</td>
</tr>
</tbody>
</table>

1 Considering LSTs and MSTs, in North and South observatories, around 50 operating TIBs are expected. Some more TIBs must be produced as spares.
<table>
<thead>
<tr>
<th>Component</th>
<th>Type</th>
<th>Value</th>
<th>Quantity</th>
<th>Material</th>
<th>Weight</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capacitor 0603</td>
<td>4.7 µF</td>
<td>0.015</td>
<td>1</td>
<td>0.02</td>
<td>0.03</td>
</tr>
<tr>
<td>Capacitor 0402</td>
<td>4.7 µF</td>
<td>0.099</td>
<td>44</td>
<td>4.36</td>
<td>8.71</td>
</tr>
<tr>
<td>Inductor XAL1010</td>
<td>8.3 µH</td>
<td>2.55</td>
<td>1</td>
<td>2.55</td>
<td>2.78</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>10 kΩ</td>
<td>0.006</td>
<td>60</td>
<td>0.36</td>
<td>0.66</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>10 nF</td>
<td>0.008</td>
<td>2</td>
<td>0.02</td>
<td>0.03</td>
</tr>
<tr>
<td>Capacitor 0805 10V</td>
<td>10 µF</td>
<td>0.011</td>
<td>64</td>
<td>0.70</td>
<td>1.28</td>
</tr>
<tr>
<td>Capacitor 0805 25V</td>
<td>10 µF</td>
<td>0.083</td>
<td>1</td>
<td>0.08</td>
<td>0.14</td>
</tr>
<tr>
<td>Capacitor 0805</td>
<td>15 nF</td>
<td>0.008</td>
<td>1</td>
<td>0.01</td>
<td>0.01</td>
</tr>
<tr>
<td>Inductor XAL5050</td>
<td>22 µH</td>
<td>0.86</td>
<td>1</td>
<td>0.86</td>
<td>0.95</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>39 nF</td>
<td>0.005</td>
<td>1</td>
<td>0.01</td>
<td>0.01</td>
</tr>
<tr>
<td>Capacitor 1812</td>
<td>47 µF</td>
<td>0.77</td>
<td>3</td>
<td>2.31</td>
<td>5.13</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>61.9 kΩ</td>
<td>0.017</td>
<td>1</td>
<td>0.02</td>
<td>0.03</td>
</tr>
<tr>
<td>Resistor 0402</td>
<td>100 Ω</td>
<td>0.006</td>
<td>2</td>
<td>0.01</td>
<td>0.02</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>100 Ω</td>
<td>0.006</td>
<td>15</td>
<td>0.09</td>
<td>0.15</td>
</tr>
<tr>
<td>Capacitor 0603 25V</td>
<td>100 nF</td>
<td>0.007</td>
<td>75</td>
<td>0.53</td>
<td>0.90</td>
</tr>
<tr>
<td>Capacitor 0805</td>
<td>100 nF</td>
<td>0.011</td>
<td>1</td>
<td>0.01</td>
<td>0.02</td>
</tr>
<tr>
<td>Capacitor 0603 50V</td>
<td>100 nF</td>
<td>0.011</td>
<td>1</td>
<td>0.01</td>
<td>0.01</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>100 pF</td>
<td>0.009</td>
<td>36</td>
<td>0.32</td>
<td>0.42</td>
</tr>
<tr>
<td>Capacitor 0402</td>
<td>100 pF</td>
<td>0.005</td>
<td>4</td>
<td>0.02</td>
<td>0.04</td>
</tr>
<tr>
<td>Capacitor 1206</td>
<td>100 µF</td>
<td>0.11</td>
<td>4</td>
<td>0.44</td>
<td>0.94</td>
</tr>
<tr>
<td>Capacitor 1210</td>
<td>100 µF</td>
<td>0.69</td>
<td>9</td>
<td>6.21</td>
<td>11.61</td>
</tr>
<tr>
<td>Al capacitor</td>
<td>180 µF</td>
<td>1.00</td>
<td>2</td>
<td>2.00</td>
<td>3.50</td>
</tr>
<tr>
<td>Al capacitor</td>
<td>220 µF</td>
<td>0.165</td>
<td>1</td>
<td>0.17</td>
<td>0.23</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>249 Ω</td>
<td>0.006</td>
<td>1</td>
<td>0.01</td>
<td>0.01</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>330 Ω</td>
<td>0.007</td>
<td>2</td>
<td>0.01</td>
<td>0.02</td>
</tr>
<tr>
<td>Ta Capacitor</td>
<td>330 µF</td>
<td>1.47</td>
<td>1</td>
<td>1.47</td>
<td>3.83</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>470 nF</td>
<td>0.017</td>
<td>65</td>
<td>1.11</td>
<td>1.43</td>
</tr>
<tr>
<td>Capacitor 0402</td>
<td>470 nF</td>
<td>0.017</td>
<td>65</td>
<td>1.11</td>
<td>1.43</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>500 Ω</td>
<td>0.009</td>
<td>1</td>
<td>0.01</td>
<td>0.02</td>
</tr>
<tr>
<td>Screw M2.5 plane</td>
<td>12 mm</td>
<td>0.0177</td>
<td>11</td>
<td>0.19</td>
<td>0.23</td>
</tr>
<tr>
<td>Nut M2.5 plane</td>
<td>2 mm</td>
<td>0.0136</td>
<td>9</td>
<td>0.12</td>
<td>0.15</td>
</tr>
<tr>
<td>Spacer M2.5</td>
<td>5 mm</td>
<td>0.092</td>
<td>9</td>
<td>0.83</td>
<td>1.37</td>
</tr>
<tr>
<td>Washer M2.5</td>
<td>0.023</td>
<td>0.028</td>
<td>9</td>
<td>0.21</td>
<td>0.25</td>
</tr>
<tr>
<td>Spacer M2.5</td>
<td>12.7 mm</td>
<td>0.041</td>
<td>2</td>
<td>0.08</td>
<td>0.16</td>
</tr>
<tr>
<td>Raspberry Pi</td>
<td></td>
<td>39.00</td>
<td>1</td>
<td>39.00</td>
<td>39.00</td>
</tr>
<tr>
<td>SFP transceiver</td>
<td></td>
<td>40.38</td>
<td>12</td>
<td>484.56</td>
<td>502.92</td>
</tr>
<tr>
<td>Avago AFBR5715ALZ</td>
<td></td>
<td>4.03</td>
<td>12</td>
<td>48.36</td>
<td>50.88</td>
</tr>
<tr>
<td>Al Rack box 1U</td>
<td>220 mm</td>
<td>30.80</td>
<td>1</td>
<td>30.80</td>
<td>32.75</td>
</tr>
<tr>
<td>Closed cover plate</td>
<td>220 mm</td>
<td>10.16</td>
<td>1</td>
<td>10.16</td>
<td>11.54</td>
</tr>
<tr>
<td>Ventilated cover plate</td>
<td>220 mm</td>
<td>17.20</td>
<td>1</td>
<td>17.20</td>
<td>19.57</td>
</tr>
<tr>
<td>PCB</td>
<td></td>
<td>411.17</td>
<td>1</td>
<td>411.17</td>
<td>411.17</td>
</tr>
<tr>
<td>Component assembly</td>
<td></td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td><strong>Total components</strong></td>
<td></td>
<td><strong>570</strong></td>
<td></td>
<td><strong>1548.24</strong></td>
<td><strong>1548.24</strong></td>
</tr>
</tbody>
</table>
B. Bill of materials

Table B.4: Bill of materials of 1 Trigger Interface Board

<table>
<thead>
<tr>
<th>Concept</th>
<th>Manufacturer</th>
<th>Unit price(€)</th>
<th>Quantity</th>
<th>Total cost(€)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCB manufacturing fixed costs</td>
<td>Lab Circuits</td>
<td>1468.00</td>
<td>1</td>
<td>1468.00</td>
</tr>
<tr>
<td>Silk Screen</td>
<td>SETI Electrónica</td>
<td>1468.00</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>SMD Pick &amp; Place program</td>
<td>SETI Electrónica</td>
<td>1468.00</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td><strong>Board batch production fixed cost (€)</strong></td>
<td></td>
<td></td>
<td></td>
<td><strong>1468.00</strong></td>
</tr>
</tbody>
</table>

The costs of table B.4 correspond to the first TIB prototype. The costs of the final version which will be installed in the telescopes cameras will be slightly different. For instance, one of the most expensive components are the optical transceivers (c.a. 40 € each), of which there are 12 units in the prototype. In the real case, it is very unlikely to have more than 4 LSTs in each observatory, so there would be only 3 neighbours in the case of LSTs and 0 neighbours in the case of MSTs. Additionally, other optical link is an spare and other is reserved to check the performance of the optical delay of the signals. So in fact, only 5 from the 12 optical transceivers are strictly required for LSTs and 2 for MSTs, which involves saving up to 280 € in the boards installed in LSTs and 400 € in the ones placed in MST cameras. As was explained in section 7.4.2.2, all the TIBs will have the housing for the 12 transceivers mounted, but only the required transceivers will be installed. In the same way, another significant costs are the delay chips, which need to be tested before deciding to use them in the final version.
Appendix C

Reliability

In a large project as CTA, it is very important to estimate the reliability of the different systems properly in order to foresee the number of spares required, the human resources which should be dedicated to reparations, and in sum the budget required for maintenance. With this aim, all the subsystems must provide to the system engineers with their reliability estimations. This appendix contains the reliability estimations for the Level 1 (table C.1) and the Trigger Interface Board (table C.2). For this estimations, the Middle Time Between Failures (MTBF) or the Failure In Time (FIT) information provided by the manufacturers of the different active components has been used. However, for the passive components this information is sometimes difficult to find, and due to the high number of elements and the different manufactures which can produce equivalent components, getting the MTBF or the FIT from the manufacturers would be and endless task. For this reason, the reliability of the passive components have been estimated with the generic prediction models included in the FIDES guide[172], instead of with their specific data. A free software tool implementing these prediction models have been used [173], as shown in figure C.1.

Figure C.1: Free MTBF calculator, from ALD [173]
<table>
<thead>
<tr>
<th>Component</th>
<th>Value</th>
<th>Unit</th>
<th>MTBF (hours)</th>
<th>Quantity</th>
<th>FIT (in 1 hour)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capacitor 0603</td>
<td>100 nF</td>
<td>µF</td>
<td>1.82 · 10^{10}</td>
<td>33</td>
<td>1.81 · 10^{-9}</td>
</tr>
<tr>
<td>Capacitor 0805</td>
<td>10 µF</td>
<td>µF</td>
<td>1.82 · 10^{10}</td>
<td>31</td>
<td>1.70 · 10^{-9}</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>10 µF</td>
<td>µF</td>
<td>1.82 · 10^{10}</td>
<td>23</td>
<td>1.26 · 10^{-9}</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>100 pF</td>
<td>µF</td>
<td>1.82 · 10^{10}</td>
<td>32</td>
<td>1.76 · 10^{-9}</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>1 nF</td>
<td>µF</td>
<td>1.82 · 10^{10}</td>
<td>8</td>
<td>4.39 · 10^{-10}</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>4 pF</td>
<td>µF</td>
<td>1.82 · 10^{10}</td>
<td>2</td>
<td>1.10 · 10^{-10}</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>2 pF</td>
<td>µF</td>
<td>1.82 · 10^{10}</td>
<td>10</td>
<td>5.49 · 10^{-10}</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>5.6 pF</td>
<td>µF</td>
<td>1.82 · 10^{10}</td>
<td>2</td>
<td>1.10 · 10^{-10}</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>1 pF</td>
<td>µF</td>
<td>1.82 · 10^{10}</td>
<td>2</td>
<td>1.10 · 10^{-10}</td>
</tr>
<tr>
<td>Capacitor 1206 Ta</td>
<td>68 µF</td>
<td>µF</td>
<td>1.58 · 10^{9}</td>
<td>1</td>
<td>6.33 · 10^{-10}</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>10 nF</td>
<td>µF</td>
<td>1.82 · 10^{10}</td>
<td>2</td>
<td>1.10 · 10^{-10}</td>
</tr>
<tr>
<td>Capacitor 0805</td>
<td>33 µF</td>
<td>µF</td>
<td>1.82 · 10^{10}</td>
<td>1</td>
<td>5.49 · 10^{-11}</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>120 pF</td>
<td>µF</td>
<td>1.82 · 10^{10}</td>
<td>2</td>
<td>1.10 · 10^{-10}</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>68 pF</td>
<td>µF</td>
<td>1.82 · 10^{10}</td>
<td>1</td>
<td>5.49 · 10^{-11}</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>47 pF</td>
<td>µF</td>
<td>1.82 · 10^{10}</td>
<td>1</td>
<td>5.49 · 10^{-11}</td>
</tr>
<tr>
<td>Capacitor 1206 Ta</td>
<td>100 µF</td>
<td>µF</td>
<td>1.58 · 10^{9}</td>
<td>1</td>
<td>6.33 · 10^{-10}</td>
</tr>
<tr>
<td>Capacitor 1206</td>
<td>1 µF</td>
<td>µF</td>
<td>1.82 · 10^{10}</td>
<td>1</td>
<td>5.49 · 10^{-11}</td>
</tr>
<tr>
<td>Inductor 0402</td>
<td>15 nH</td>
<td>H</td>
<td>4.34 · 10^{9}</td>
<td>4</td>
<td>9.22 · 10^{-10}</td>
</tr>
<tr>
<td>Inductor 0402</td>
<td>20 nH</td>
<td>H</td>
<td>4.34 · 10^{9}</td>
<td>6</td>
<td>1.38 · 10^{-9}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>100 Ω</td>
<td>Ω</td>
<td>3.28 · 10^{9}</td>
<td>10</td>
<td>3.05 · 10^{-10}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>200 Ω</td>
<td>Ω</td>
<td>3.28 · 10^{9}</td>
<td>18</td>
<td>5.49 · 10^{-10}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>49.9 Ω</td>
<td>Ω</td>
<td>3.28 · 10^{9}</td>
<td>23</td>
<td>7.01 · 10^{-10}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>62 Ω</td>
<td>Ω</td>
<td>3.28 · 10^{9}</td>
<td>2</td>
<td>6.10 · 10^{-11}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>261 Ω</td>
<td>Ω</td>
<td>3.28 · 10^{9}</td>
<td>4</td>
<td>1.22 · 10^{-10}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>56 Ω</td>
<td>Ω</td>
<td>3.28 · 10^{9}</td>
<td>8</td>
<td>2.44 · 10^{-10}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>60.4 Ω</td>
<td>Ω</td>
<td>3.28 · 10^{9}</td>
<td>4</td>
<td>1.22 · 10^{-10}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>360 Ω</td>
<td>Ω</td>
<td>3.28 · 10^{9}</td>
<td>8</td>
<td>2.44 · 10^{-10}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>470 Ω</td>
<td>Ω</td>
<td>3.28 · 10^{9}</td>
<td>8</td>
<td>2.44 · 10^{-10}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>330 Ω</td>
<td>Ω</td>
<td>3.28 · 10^{9}</td>
<td>4</td>
<td>1.22 · 10^{-10}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>191 Ω</td>
<td>Ω</td>
<td>3.28 · 10^{9}</td>
<td>2</td>
<td>6.10 · 10^{-11}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>620 Ω</td>
<td>Ω</td>
<td>3.28 · 10^{9}</td>
<td>3</td>
<td>9.15 · 10^{-11}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>1 kΩ</td>
<td>Ω</td>
<td>3.28 · 10^{9}</td>
<td>2</td>
<td>6.10 · 10^{-11}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>0 Ω</td>
<td>Ω</td>
<td>3.28 · 10^{9}</td>
<td>1</td>
<td>3.05 · 10^{-11}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>100 kΩ</td>
<td>kΩ</td>
<td>3.28 · 10^{9}</td>
<td>1</td>
<td>3.05 · 10^{-11}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>10 kΩ</td>
<td>kΩ</td>
<td>3.28 · 10^{9}</td>
<td>4</td>
<td>1.22 · 10^{-10}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>1.8 kΩ</td>
<td>kΩ</td>
<td>3.28 · 10^{9}</td>
<td>4</td>
<td>1.22 · 10^{-10}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>1 MΩ</td>
<td>kΩ</td>
<td>3.28 · 10^{9}</td>
<td>4</td>
<td>1.22 · 10^{-10}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>390 kΩ</td>
<td>kΩ</td>
<td>3.28 · 10^{9}</td>
<td>1</td>
<td>3.05 · 10^{-11}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>1.5 kΩ</td>
<td>kΩ</td>
<td>3.28 · 10^{9}</td>
<td>1</td>
<td>3.05 · 10^{-11}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>3.3 kΩ</td>
<td>kΩ</td>
<td>3.28 · 10^{9}</td>
<td>12</td>
<td>3.66 · 10^{-10}</td>
</tr>
<tr>
<td>Diode HSMS2855</td>
<td></td>
<td></td>
<td>1.50 · 10^{11}</td>
<td>9</td>
<td>6.00 · 10^{-11}</td>
</tr>
<tr>
<td>74HC00 logic gate</td>
<td></td>
<td></td>
<td>1.51 · 10^{8}</td>
<td>1</td>
<td>6.62 · 10^{-9}</td>
</tr>
<tr>
<td>ADG901 RF switch</td>
<td></td>
<td></td>
<td>8.88 · 10^{8}</td>
<td>8</td>
<td>9.01 · 10^{-9}</td>
</tr>
</tbody>
</table>
According with table C.1, an average of only 1 failure in each 2391 years is expected. This number is very high, because it corresponds to a relatively small subsystem. Considering that there will be 265 Level 1 modules in each camera, every camera will suffer one Level 1 failure in 9 years as an average. Additionally, it is important to notice that the estimation of table C.1 corresponds only to the components, considering that the Level 1 is integrated in the front-end board. If the Level 1 is installed as a mezzanine, the failure rate of the connectors must be taken into account. According to FIDES model, for a 52 contacts SMD connector, a MTBF of 1.13 · 10^8 is expected. Once included in the estimation, an MTBF of 1.53 · 10^7 hours (1745 years) is obtained for the Level 1 mezzanine.

<table>
<thead>
<tr>
<th>Component</th>
<th>Value</th>
<th>Unit MTBF (hours)</th>
<th>Quantity</th>
<th>FIT (in 1 hour)</th>
</tr>
</thead>
<tbody>
<tr>
<td>AP2141 power switch</td>
<td>1.00 · 10^9</td>
<td>1</td>
<td>1.00 · 10^{-9}</td>
<td></td>
</tr>
<tr>
<td>SN74LVCT1G32 logic</td>
<td>9.66 · 10^8</td>
<td>1</td>
<td>1.04 · 10^{-9}</td>
<td></td>
</tr>
<tr>
<td>AD5663R DAC</td>
<td>3.67 · 10^9</td>
<td>1</td>
<td>2.73 · 10^{-10}</td>
<td></td>
</tr>
<tr>
<td>AD8003 Op.Amp.</td>
<td>5.73 · 10^9</td>
<td>3</td>
<td>5.23 · 10^{-10}</td>
<td></td>
</tr>
<tr>
<td>ADCMP604 comparator</td>
<td>5.73 · 10^9</td>
<td>9</td>
<td>1.57 · 10^{-9}</td>
<td></td>
</tr>
<tr>
<td>ADG936 RF switch</td>
<td>8.88 · 10^8</td>
<td>1</td>
<td>1.13 · 10^{-9}</td>
<td></td>
</tr>
<tr>
<td>OPA2830 Op.Amp.</td>
<td>9.84 · 10^7</td>
<td>1</td>
<td>1.02 · 10^{-8}</td>
<td></td>
</tr>
<tr>
<td>ADCMP600 comparator</td>
<td>5.73 · 10^9</td>
<td>1</td>
<td>1.74 · 10^{-10}</td>
<td></td>
</tr>
<tr>
<td>ADG801 switch</td>
<td>3.67 · 10^9</td>
<td>1</td>
<td>2.73 · 10^{-10}</td>
<td></td>
</tr>
<tr>
<td>AD7478A ADC</td>
<td>3.67 · 10^9</td>
<td>1</td>
<td>2.73 · 10^{-10}</td>
<td></td>
</tr>
</tbody>
</table>

Table C.1: Reliability estimation for the Level 1, only components
<table>
<thead>
<tr>
<th>Component</th>
<th>Value</th>
<th>Description</th>
<th>Unit</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM3151MHE-3.3</td>
<td>4.62 \cdot 10^8</td>
<td>1</td>
<td>2.17 \cdot 10^{-9}</td>
<td></td>
</tr>
<tr>
<td>TC77</td>
<td>2.99 \cdot 10^8</td>
<td>1</td>
<td>3.34 \cdot 10^{-9}</td>
<td></td>
</tr>
<tr>
<td>Green LED SMD</td>
<td>5.39 \cdot 10^8</td>
<td>5</td>
<td>9.28 \cdot 10^{-9}</td>
<td></td>
</tr>
<tr>
<td>Fuse</td>
<td>0.5 A</td>
<td>2.04 \cdot 10^6</td>
<td>1</td>
<td>4.90 \cdot 10^{-9}</td>
</tr>
<tr>
<td>Capacitor 0603 10V</td>
<td>1 \mu F</td>
<td>1.82 \cdot 10^{10}</td>
<td>4</td>
<td>2.20 \cdot 10^{-10}</td>
</tr>
<tr>
<td>Capacitor 0603 50V</td>
<td>1 \mu F</td>
<td>1.82 \cdot 10^{10}</td>
<td>1</td>
<td>5.49 \cdot 10^{-11}</td>
</tr>
<tr>
<td>Inductor 0805</td>
<td>1 \mu H</td>
<td>4.34 \cdot 10^9</td>
<td>24</td>
<td>5.53 \cdot 10^{-9}</td>
</tr>
<tr>
<td>Inductor 0603</td>
<td>1 \mu H</td>
<td>4.34 \cdot 10^9</td>
<td>4</td>
<td>9.22 \cdot 10^{-10}</td>
</tr>
<tr>
<td>Fuse</td>
<td>1.5 A</td>
<td>2.06 \cdot 10^5</td>
<td>2</td>
<td>9.69 \cdot 10^{-9}</td>
</tr>
<tr>
<td>Capacitor 0805</td>
<td>2.2 \mu F</td>
<td>1.82 \cdot 10^{10}</td>
<td>1</td>
<td>5.49 \cdot 10^{-11}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>2.4 kΩ</td>
<td>3.28 \cdot 10^{10}</td>
<td>1</td>
<td>3.05 \cdot 10^{-11}</td>
</tr>
<tr>
<td>Fuse</td>
<td>2.5 A</td>
<td>2.05 \cdot 10^8</td>
<td>1</td>
<td>4.88 \cdot 10^{-9}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>4.7 kΩ</td>
<td>3.28 \cdot 10^{10}</td>
<td>3</td>
<td>9.15 \cdot 10^{-11}</td>
</tr>
<tr>
<td>Capacitor 0803</td>
<td>4.7 \mu F</td>
<td>1.82 \cdot 10^{10}</td>
<td>2</td>
<td>1.10 \cdot 10^{-10}</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>4.7 \mu F</td>
<td>1.82 \cdot 10^{10}</td>
<td>1</td>
<td>5.49 \cdot 10^{-11}</td>
</tr>
<tr>
<td>Capacitor 0402</td>
<td>4.7 \mu F</td>
<td>1.82 \cdot 10^{10}</td>
<td>44</td>
<td>2.42 \cdot 10^{-9}</td>
</tr>
<tr>
<td>Inductor XAL1010</td>
<td>8.3 \mu H</td>
<td>2.63 \cdot 10^4</td>
<td>1</td>
<td>3.80 \cdot 10^{-5}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>10 kΩ</td>
<td>3.28 \cdot 10^{10}</td>
<td>60</td>
<td>1.83 \cdot 10^{-9}</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>10 nF</td>
<td>1.82 \cdot 10^{10}</td>
<td>2</td>
<td>1.10 \cdot 10^{-10}</td>
</tr>
<tr>
<td>Capacitor 0805  10V</td>
<td>10 \mu F</td>
<td>1.82 \cdot 10^{10}</td>
<td>64</td>
<td>3.51 \cdot 10^{-9}</td>
</tr>
<tr>
<td>Capacitor 0805  25V</td>
<td>10 \mu F</td>
<td>1.82 \cdot 10^{10}</td>
<td>1</td>
<td>5.49 \cdot 10^{-11}</td>
</tr>
<tr>
<td>Capacitor 0803</td>
<td>15 nF</td>
<td>1.82 \cdot 10^{10}</td>
<td>1</td>
<td>5.49 \cdot 10^{-11}</td>
</tr>
<tr>
<td>Inductor XAL5050</td>
<td>22 \mu H</td>
<td>2.63 \cdot 10^4</td>
<td>1</td>
<td>3.80 \cdot 10^{-8}</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>39 nF</td>
<td>1.82 \cdot 10^{10}</td>
<td>1</td>
<td>5.49 \cdot 10^{-11}</td>
</tr>
<tr>
<td>Capacitor 1812</td>
<td>47 \mu F</td>
<td>1.82 \cdot 10^{10}</td>
<td>3</td>
<td>1.65 \cdot 10^{-10}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>61.9 kΩ</td>
<td>3.28 \cdot 10^{10}</td>
<td>1</td>
<td>3.05 \cdot 10^{-11}</td>
</tr>
<tr>
<td>Resistor 0402</td>
<td>100 Ω</td>
<td>3.28 \cdot 10^{10}</td>
<td>2</td>
<td>6.10 \cdot 10^{-11}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>100 Ω</td>
<td>3.28 \cdot 10^{10}</td>
<td>15</td>
<td>4.57 \cdot 10^{-10}</td>
</tr>
<tr>
<td>Capacitor 0603  25V</td>
<td>100 nF</td>
<td>1.82 \cdot 10^{10}</td>
<td>75</td>
<td>4.12 \cdot 10^{-9}</td>
</tr>
<tr>
<td>Capacitor 0803</td>
<td>100 nF</td>
<td>1.82 \cdot 10^{10}</td>
<td>1</td>
<td>5.49 \cdot 10^{-11}</td>
</tr>
<tr>
<td>Capacitor 0603  50V</td>
<td>100 nF</td>
<td>1.82 \cdot 10^{10}</td>
<td>1</td>
<td>5.49 \cdot 10^{-11}</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>100 pF</td>
<td>1.82 \cdot 10^{10}</td>
<td>36</td>
<td>1.98 \cdot 10^{-9}</td>
</tr>
<tr>
<td>Capacitor 0402</td>
<td>100 pF</td>
<td>1.82 \cdot 10^{10}</td>
<td>4</td>
<td>2.20 \cdot 10^{-10}</td>
</tr>
<tr>
<td>Capacitor 1206</td>
<td>100 μF</td>
<td>1.82 \cdot 10^{10}</td>
<td>4</td>
<td>2.20 \cdot 10^{-10}</td>
</tr>
<tr>
<td>Capacitor 1210</td>
<td>100 μF</td>
<td>1.82 \cdot 10^{10}</td>
<td>9</td>
<td>4.94 \cdot 10^{-10}</td>
</tr>
<tr>
<td>Al capacitor</td>
<td>180 μF</td>
<td>1.82 \cdot 10^{10}</td>
<td>2</td>
<td>1.10 \cdot 10^{-9}</td>
</tr>
<tr>
<td>Al capacitor</td>
<td>220 μF</td>
<td>1.82 \cdot 10^{10}</td>
<td>1</td>
<td>5.48 \cdot 10^{-10}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>249 Ω</td>
<td>3.28 \cdot 10^{10}</td>
<td>1</td>
<td>3.05 \cdot 10^{-11}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>330 Ω</td>
<td>3.28 \cdot 10^{10}</td>
<td>2</td>
<td>6.10 \cdot 10^{-11}</td>
</tr>
<tr>
<td>Ta Capacitor</td>
<td>330 μF</td>
<td>1.58 \cdot 10^{10}</td>
<td>1</td>
<td>6.34 \cdot 10^{-10}</td>
</tr>
<tr>
<td>Capacitor 0603</td>
<td>470 nF</td>
<td>1.82 \cdot 10^{10}</td>
<td>1</td>
<td>5.49 \cdot 10^{-11}</td>
</tr>
<tr>
<td>Capacitor 0402</td>
<td>470 nF</td>
<td>1.82 \cdot 10^{10}</td>
<td>65</td>
<td>3.57 \cdot 10^{-9}</td>
</tr>
<tr>
<td>Resistor 0603</td>
<td>500 Ω</td>
<td>3.28 \cdot 10^{10}</td>
<td>1</td>
<td>3.05 \cdot 10^{-11}</td>
</tr>
<tr>
<td>Raspberry Pi</td>
<td>2.00 \cdot 10^6</td>
<td>1</td>
<td>5.00 \cdot 10^{-7}</td>
<td></td>
</tr>
</tbody>
</table>
In the case of the Trigger Interface Board, a MTBF of $8.65 \cdot 10^5$ hours (99 years) is obtained. This is much smaller than the MTBF of the Level 1 because the system has more components and because there are two components specially critical: the SFP transceivers and the Raspberry Pi.

It is difficult to find reliability information about the Raspberry Pi, but it is known that its reliability is limited by the MTBF of the SD card used as hard disk drive (to store the operating system, the slow control software, etc.). The best SD cards have an MTBF of around 2 million hours. Nevertheless, this estimation considers that the SD card is read and write quite often, as in the case of using it in a photograph camera, reaching the maximum number of times that the card can be written. In the case of the Raspberry Pi used in the TIB, the SD card contains the software running in the computer, but it is not used to store data, so it will be written only for software updating. Therefore, a longer lifetime for the SD card could be possible.

Regarding the SFP transceivers, there is not much to do to enlarge their lifetime, apart from avoiding to work at high temperatures. Anyway, as there is only one Trigger Interface Board per camera, 99 years of MTBF is acceptable.
[1] A.M. Hillas
Evolution of the ground-based gamma-ray astronomy from the early days to the Cherenkov Telescope Arrays
Astroparticle Physics, vol. 43, pp.19-43, March 2013
doi:10.1016/j.astropartphys.2012.06.002

Introducing the CTA concept
Astroparticle Physics, vol. 43, pp. 3-18, March 2013
doi:10.1016/j.astropartphys.2013.01.007

An Analog Trigger System for Atmospheric Cherenkov Telescope Arrays.
doi:10.1109/TNS.2013.2257852

An Analog Trigger System for Atmospheric Cherenkov Telescopes

An Analog Level 1 Trigger Prototype for CTA.
doi:10.1109/TNS.2012.2226246

Divisores Wilkinson con Elementos Concentrados para Procesado de Pulsos
26th Nat. Symp. of the URSI, Leganés, Spain, Sept. 2011

Puerta Lógica Diferencial de N Entradas

**COLIBRI: partial camera readout and sliding trigger for the Cherenkov Telescope Array CTA**  
doi:10.1088/1748-0221/8/06/P06011

**An analog delay compensation system to reduce the effect of variable transit time in PMTs**  
doi:10.1109/TNS.2013.2271300

[10] V. Scapin,  
**Observations of Gamma-Ray Burst Afterglows with the MAGIC Telescope**  
Ph.D. Thesis, Department of Physics, University of Udine, Italy, 2010  
https://magicold.mpp.mpg.de/publications/theses/VScapin.pdf

**Astronomía Gamma con el Telescopio MAGIC: Observaciones de la Nebulosa y Pulsar del Cangrejo**  
Ph.D. Thesis, Department of Atomic, Molecular and Nuclear Physics, Universidad Complutense de Madrid, 2006  
https://magicold.mpp.mpg.de/publications/theses/MLopezMoya.pdf

[12] E. Fermi,  
**On the Origin of the Cosmic Radiation**  
Physical Review, vol. 75, issue 8, pp. 1169-1174, April 1949  
doi:10.1103/PhysRev.75.1169

[13] I. Oya,  
**Observations of Active Galactic Nuclei with the MAGIC telescope**  
Ph.D. Thesis, Department of Atomic, Molecular and Nuclear Physics, Universidad Complutense de Madrid, 2010  
http://eprints.ucm.es/11431/1/T32446.pdf

[14] D. Nieto, for the MAGIC Collaboration  
**Indirect Dark Matter Searches with MAGIC**  
Ninth UCLA Symposium on Sources and Detection of Dark Matter and Dark Energy in the Universe, Marina del Rey, CA, USA, 2010  

[15] D. Nieto,  
**Dark Matter Constrains from High-Energy Astrophysical Observations**  
Ph.D. Thesis, Department of Atomic, Molecular and Nuclear Physics, Universidad Complutense de Madrid, 2012  
http://eprints.ucm.es/15300/1/T33772.pdf

**The first energetic gamma-ray experiment telescope (EGRET) source catalog.**
[17] NASA
Fermi Gamma-ray Space Telescope

[18] The Fermi-LAT Collaboration
Fermi Large Area Telescope Second Source Catalog
doi:10.1088/0067-0049/199/2/31

[19] A.M. Hillas,
Cherenkov light images of extended air showers produced by primary gamma showers
Proc. of the 19th Int. Cosmic Ray Conference, pp.445-448, La Jolla 3, August 1985

[20] P. Antoranz,
Contributions to the high frequency electronics of MAGIC II Gamma Ray Telescope
Ph.D. Thesis, Department of Applied Physics III, Universidad Complutense de Madrid, 2009
http://eprints.ucm.es/10587/1/T31595.pdf

[21] J. Aleksic et al. for the MAGIC collaboration
Performance of the MAGIC stereo system obtained with Crab Nebula data
Astroparticle Physics, vol. 35, issue 7, pp.435-448, February 2012
doi:10.1016/j.astropartphys.2011.11.007

[22] T.P. Li and Y.Q. Ma
Analysis Methods for Results in Gamma-Ray Astronomy
doi:10.1086/161295

[23] F.A. Aharonian and A. Konopelko
Stereo imaging of VHE gamma-ray sources
Proceedings Towards a Major Atmospheric Cherenkov Detector-V (Kruger Park), December 1997

The potential of ground based arrays of imaging atmospheric Cherenkov telescopes. Determination of shower parameters
Astroparticle Physics, vol. 6, issues 3-4, pp.343-368, April 1997
doi:10.1016/S0927-6505(96)00069-2

[25] F. Dazzi,
A new stereoscopic Sum-Trigger-II for the MAGIC Telescopes
Ph.D. Thesis, Department of Mathematics and Computer Science, University of Udine, Italy, 2012
[26] J.A. Coarasa, for the MAGIC Collaboration
The MAGIC Telescope Project: Magic from the Stars and from New Technologies
doi:10.1143/JPSJS.77SB.49

Observation of TeV gamma rays from the Crab nebula using the atmospheric Cherenkov imaging technique
doi:10.1086/167599

[28] High Energy Gamma Ray Astronomy (HEGRA)
http://www.mpi-hd.mpg.de/hfm/CT

The first telescope of the HEGRA air Cherenkov imaging telescope array
doi:10.1016/0168-9002(94)91381-1

[30] Collaboration of Australia and Nippon for a GAmma Ray Observatory in the Outback (CANGAROO)

[31] High Energy Stereoscopic System (HESS)
http://www.mpi-hd.mpg.de/hfm/HESS

[32] Very Energetic Radiation Imaging Telescope Array System (VERITAS)
http://veritas.sao.arizona.edu/

[33] Major Atmospheric Gamma-ray Imaging Cherenkov Telescopes (MAGIC)
http://www.magic.mppmu.mpg.de

[34] The MAGIC collaboration
Observation of Pulsed γ-rays Above 25 GeV from the Crab Pulsar with MAGIC
doi:10.1126/science.1164718

[35] The VERITAS Collaboration, the VLBA 43 GHz M87 Monitoring Team, the HESS Collaboration and the MAGIC Collaboration
Radio Imaging of the Very-High-Energy γ-Ray Emission Region in the Central Engine of a Radio Galaxy
Science, vol.325, no.5939, pp.444-448, July 2009
doi:10.1126/science.1175406
[36] The HESS Collaboration  
*Detection of Gamma Rays from a Starburst Galaxy*  
Science, vol.326, no.5956, pp.1080-1082, November 2009  
doi:10.1126/science.1178826

[37] The Veritas Collaboration  
*A connection between star formation activity and cosmic rays in the starburst galaxy M82*  
doi:10.1038/nature08557

[38] Eckart Lorenz, for the MAGIC Collaboration  
*Status of the 17m diameter MAGIC Telescope*  
New Astronomy Reviews, vol.48, issues 5-6, pp.339-344, April 2004  

*The optical system of the HESS imaging atmospheric Cherenkov telescopes. Part I: layout and components of the system*  
Astroparticle Physics, vol.20, issue 2, pp.111-128, November 2003  
doi:10.1016/S0927-6505(03)00171-3

[40] John M. Davies and Eugene S. Cotton  
*Design of the quartermaster solar furnace*  
doi:10.1016/0038-092X(57)90116-0

[41] T. Bretz and M. Ribordy  
*Design constraints on Cherenkov telescopes with Davies-Cotton reflectors*  
Astroparticle Physics, 2013  
doi:10.1016/j.astropartphys.2013.03.004

[42] V. Vassiliev, S. Fegan and P. Brousseau  
*Wide field aplanatic two-mirror telescopes for ground-based γ-ray astronomy*  
Astroparticle Physics, vol.28, issue 1, pp.10-27, September 2007  

[43] Hamamatsu Photonics K.K.  
*Photomultiplier tubes: Basics and Applications, chapter 4*  

[44] Glenn F. Knoll  
*Radiation Detection and Measurement, chapter 9*  
ISBN: 9780470131480

[45] José A. Martín Pereda  
*Sistemas y Redes Ópticas de Comunicaciones, chapter 8*  
[46] Hamamatsu Photonics K.K.  
*Multi-Pixel Photon Counter: Technical information*  

[47] D. Renker and E. Lorenz  
*Advances in solid state photon detectors*  
doi:10.1088/1748-0221/4/04/P04004

[48] Philips Corporate Technologies  
*Philips Digital Photon Counting*  

[49] L.M. Platel Blanco  
*Estudio y caracterización general de fotodiodos de avalancha en modo Geiger (GAPD) dentro del proyecto MAGIC* Trabajo fin de Máster, 2009

[50] FACT Collaboration  

[51] M. Hayashida, R. Mirzoyan and M. Teshima  
*Development of HPDs with an 18 mm diameter GaAsP photocathode for the MAGIC-II*  
doi:10.1016/j.nima.2006.05.213

The readout system of the MAGIC-II Cherenkov Telescope  
Proc. of the 31th Int. Cosmic Ray Conference, Lódz, Poland, July 2009  
arXiv:0907.0466

The Data Acquisition System of the MAGIC-II Telescope  
doi:10.1109/IDAACS.2007.4488373

Performance of the HESS cameras  
Proc. of the 28th Int. Cosmic Ray Conference, Tsukuba, Japan, August 2003  

[55] E. Hays for the VERITAS collaboration  
*Veritas Data Acquisition*  
Proc. of the 30th International Cosmic Ray Conference, Mérida, Mexico, July 2007  
arXiv:0710.2288
[56] Paul Scherrer Institut

DRS Chip Home Page

http://www.psi.ch/drs/drs-chip

[57] E. Delagnes, Y. Degerli, P. Goret, P. Nayman, F. Toussenel and P. Vincent

SAM: A new GHz sampling ASIC for the HESS-II front-end electronics

doi:10.1016/j.nima.2006.05.052


New Electronics for the Cherenkov Telescope Array (NECTAr)

doi:10.1016/j.nima.2011.11.008


Development of the Readout System for CTA Using the DRS4 Waveform Digitizing Chip


[arXiv:1111.2183v1] [astro-ph.IM]


FlashCam: A Camera concept and design for the Cherenkov Telescope Array CTA


[arXiv:1111.2183v1] [astro-ph.IM]

[61] R. Zanin, A. Moralejo, C. Cheng Hsu

Online analysis

MAGIC-TDAS 08-01


Data Quality Check and On-Site Analysis of the MAGIC Telescope Highlights of Spanish Astrophysics V, Astrophysics and Space Science Proceedings, 2010
doi:10.1007/978-3-642-11250-8_156


The MAGIC data processing pipeline

doi:10.1088/1742-6596/331/3/032040
[64] Smithsonian Astrophysical Observatory
Telescope Data Center
http://tdc-www.harvard.edu/

[65] Port d’Informació Científica
http://www.pic.es/index.gsp

The MAGIC Timing System
MAGIC-TDAS 12-01, 120102/JL Lemus

The Central Pixel of the MAGIC-II telescope for optical observations
Submitted for publication.

[68] Stefan Gillessen for the HESS collaboration
Arcsecond Level Pointing of the HESS telescopes
Proc. of the 28th Int. Cosmic Ray Conference, Tsukuba, Japan, August 2003

[69] T. Bretz, D. Dorner and R. Wagner for the MAGIC collaboration
The Tracking System of the MAGIC Telescope
Proc. of the 28th Int. Cosmic Ray Conference, Tsukuba, Japan, August 2003

[70] M. Garczarczyk, M. Merck, V. Danielyan, E. Lorenz, R. Mirzoyan and A. Laille for the MAGIC collaboration
The Active Mirror Control of the MAGIC Telescope
Proc. of the 28th Int. Cosmic Ray Conference, Tsukuba, Japan, August 2003
arXiv:0709.1574v2

[71] S. Schwarzburg, G. Pühlhofer, E. Kendiziorra, A. Santangelo
A Mirror Alignment Control System for HESS phase II
Proc. of the 31st Int. Cosmic Ray Conference, Lodz, Poland, 2009

The optical calibration of the MAGIC telescope camera
doi:10.1109/NSSMIC.2001.1008494

The Camera of the MAGIC-II Telescope
Proc. of the 30th International Cosmic Ray Conference, Mérida, Mexico, July 2007
arXiv:0709.2474

[75] CTA Consortium. 


[78] CTA Consortium.  

*The Cherenkov Telescope Array Large Size Telescope*  

*Monte Carlo design studies for the Cherenkov Telescope Array*  

*CTA: where do we stand and where do we go?*  

[82] The CTA consortium  
*Seeing the High-Energy Universe with the Cherenkov Telescope Array. The Science Explored with the CTA*  

*The trigger system of the H.E.S.S. telescope array*

doi:10.1016/j.astropartphys.2004.08.001

[84] A.J.R Weinstein for the VERITAS Collaboration

*The Veritas Trigger System*

Proc. of the 30th International Cosmic Ray Conference, Mérida, Mexico, July 2007
arXiv:0709.4438


*The Trigger System of the MAGIC Telescope*

doi:10.1109/TNS.2007.892649


*A New Sum Trigger to Provide a Lower Energy Threshold for the MAGIC Telescope*

doi:10.1109/TNS.2009.2030802


*The trigger system of the MAGIC telescope: on-line selection strategies for Cherenkov telescopes*


*A two-level pattern trigger for the MAGIC telescope*

doi:10.1016/S0168-9002(00)01289-4

[89] S.M. Bradbury, H.J. Rose

*Pattern recognition trigger electronics for an imaging atmospheric Cherenkov telescope*

doi:10.1016/S0168-9002(01)01341-9

[90] Y. Moudden, P. Venault, A. Barnacka, D. Calvet, J.F. Glinenstein and M. Vivier

*The Level 2 Trigger of the HESS 28 Meter Cherenkov Telescope*

IEEE Transactions on Nuclear Science, vol. 58, no. 4, August 2011
doi:10.1109/RTC.2010.5750406


*Implementation of the Random Forest method for the Imaging Atmospheric Cherenkov Telescope MAGIC*

"The Global Trigger System of the Magic Telescope Array"
IEEE Nuclear Science Symposium Conference Record, NSS’08, pp. 2781-2783, Dresden, Germany, October 2008
doi:10.1109/NSSMIC.2008.4774948

[93] J.A. Barrio, O. Blanch, R. López-Coto
"Camera Trigger Prod-I Trigsim Simulation Results"
CTA Internal Note, Ref: COM-CCC/130723, version 1.3, Jul. 2013
http://www.cta-observatory.org/ctawpcwiki/index.php/WP_MC#Internal_Notes

[94] M. Shayduk, S. Vorobiov, U. Schwanke, R. Wischnewski, for the CTA Consortium
"Comparison of Different Trigger and Readout Approaches for Cameras in the Cherenkov Telescope Array Project"

[95] A. Sanuy, D. Gascón, J.M. Paredes, L. Garrido, M. Ribó and J. Sieiro
"Wideband (500 MHz) 16 bit dynamic range current mode PreAmplifier for the CTA cameras (PACTA)"
doi:10.1088/1748-0221/7/01/C01100

"Development of the Photomultiplier-Tube Readout System for the CTA Large Size Telescope"

"The NectarCAM camera project"

"Wideband pulse amplifiers for the NECTAr chip"

[99] White Rabbit Project
http://www.ohwr.org/projects/white-rabbit/wiki

[100] P. Moreira, J. Serrano, T. Wlostowski, P. Loschmidt, for the Beams Dept. of CERN
"White rabbit: Sub-nanosecond timing distribution over ethernet"
Int. Symp. on Precision Clock Synchronization for Measurement, Control and Communication, ISPCS 2009, Brescia, Italy, 2009
doi:10.1109/ISPCS.2009.5340196
[101] The OPC Foundation
Open Connectivity - Unified Architecture

[102] Analog Devices Inc.
ADCMP604/ADCMP605: Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply LVDS Comparators

[103] Analog Devices Inc.
AD5308/AD5318/AD5328: 2.5 V to 5.5 V Octal Voltage Output, 8-/10-/12-Bit DACs in 16-Lead TSSOP

[104] Circuits Today, 2009
Transistor Clipping Circuits
http://www.circuitstoday.com/transistor-clipping-circuits

[105] Analog Devices Inc.
ADA4927-1/ADA4927-2: Ultralow Distortion Current Feedback Differential ADC Driver

[106] Analog Devices Inc.
AD8003: Triple, 1.5 GHz Operational Amplifier

[107] Xilinx Inc.
Spartan-6 FPGA family

Mechanics and cooling system for the camera of the Large Size Telescopes of the Cherenkov Telescope Array (CTA)

Novel Photo Multiplier Tubes for the Cherenkov Telescope Array Project

A Trigger and Readout Scheme for Future Cherenkov Telescope Arrays
doi:10.1063/1.3076822
[111] D.M. Pozar
*Microwave Engineering*
John Wiley and Sons inc., 1998
ISBN: 978-0470631553

[112] F. Noriega, P.J. González
*Designing LC Wilkinson Power Splitters*
RFdesign.com, Aug. 2002

[113] Analog Devices Inc.
*ADG901/ADG902: Wideband, 40 dB Isolation at 1 GHz, CMOS 1.65 V to 2.75 V, SPST Switches*

[114] J. Boix, M. Barceló, O. Blanch, J.M. Illa
*Analog Trigger Boards*
CTA ELEC/FPI Meeting, Madrid, Spain, Apr. 2011.
Internal communication.

[115] Analog Devices Inc.
*AD5040/AD5060: Fully Accurate 14/16 bit Vout* nanoDAC™* SPI interface 2.7 V to 5.5 V, in a SOT-23*

[116] Analog Devices Inc.
*AD5623R/AD5643R/AD5663R: Dual 12/14/16-bit nanoDAC® with 5ppm/^°C On-Chip Reference*

[117] TotalPhase Inc.
*Aardvark I2C/SPI Host Adapter*
http://www.totalphase.com/products/aardvark_i2cspi/

[118] National Instruments Corporation
*Software de Desarrollo de Sistemas NI LabVIEW*
http://www.ni.com/labview/esa/

[119] On Semiconductor
*NBSG86A: 2.5V/3.3V SiGe Differential Smart Gate with Output Level Select*
http://www.onsemi.com/pub_link/Collateral/NBSG86A-D.PDF

[120] D.P. Masher
*The Design of Diode-Transistor NOR Circuits*
doi:10.1109/TEC.1960.5221599

[121] W.F. Chow
*Tunnel Diode Digital Circuity*
doi:10.1109/ISSCC.1960.1157282

[122] Y. Cho
A Method of Theoretical Analysis of High-Speed Junction Diode Logic Circuits
doi:10.1109/PGEC.1963.263643

[123] Avago Technologies
HSMS-285x Series: Surface Mount Zero Bias Schottky Detector Diodes
http://www.avagotech.com/docs/AV02-1377EN

An Ultrabroadband Microstrip Detector up to 40 GHz
14th Conference on Microwave Techniques COMITE 2008, Prague, Czech Republic, 2008
doi:10.1109/COMITE.2008.4569922

[125] Avago Technologies
HSCH-9161: Zero Bias Beamlead Detector Diode
http://www.avagotech.com/docs/AV02-3625EN

[126] Samtec
QMSS-DP series: 0.635 mm Q2TM Shielded Ground Plane Terminal Strip, Differential Pair

[127] Agilent Technologies
Agilent 81100 Family of Pulse Pattern Generators

[128] TotalPhase Inc.
Cheetah SPI Host Adapter
http://www.totalphase.com/products/cheetah_spi/

[129] Agilent Technologies
54844A Infiniium Oscilloscope

[130] CAEN Electronic Instrumentation
V830 32 Channel Latching Scaler
http://www.caen.it/csite/CaenProd.jsp?idmod=24&parent=11

[131] K. Bernlöhr.
Simulation of Imaging Atmospheric Cherenkov Telescopes with CORSIKA and sim_telarray

[132] D.J. Fegan
The art and power of Cherenkov imaging
[133] M. de Naurois, L. Rolland

*A high performance likelihood reconstruction of γ-rays for imaging atmospheric Cherenkov telescopes*

doi:10.1016/j.astropartphys.2009.09.001

[134] F. Aharonian, et al. for the HESS collaboration

*Observations of the Crab nebula with HESS*

doi:10.1051/0004-6361:20065351


Study of a Digital Camera Trigger for CTA

[arXiv:1111.2183v1]

[136] A. Aharonian, et al. for the HESS collaboration

*Calibration of cameras of the H.E.S.S. detector*

Astroparticle Physics, vol. 22, issue 2, pp. 109-125, Nov.2004
doi:10.1016/j.astropartphys.2004.06.006


*A tunable delay line for fast analog pulses as key element of a new sum-trigger for Cherenkov telescopes*

doi:10.1109/TNS.2011.2182619

[138] Skyworks Solutions Inc.

SMV1247 - SMV1255 Series: Hyperabrupt Junction Tuning Varactors


[139] Analog Devices Inc.

ADCMP600 / ADCMP601 / ADCMP602: rail to rail, very fast, 2.5 V to 5.5 V, single-supply TTL / CMOS Comparators


[140] Analog Devices Inc.

ADG801 / ADG802: < 0.4Ω CMOS 1.8 V to 5.5 V SPST Switches


[141] L.A. Tejedor, D. Heranz

Delay calibration demonstration video

[http://youtu.be/cxczc0tl5hI](http://youtu.be/cxczc0tl5hI)

[142] Diodes Inc.

AP2141/AP2151: 0.5 A single channel current-limited power switch

A Topological Trigger System for Imaging Atmospheric Cherenkov Telescopes
Proc. of the 31st Int. Cosmic Ray Conference, Lodz, Poland, 2009
[arXiv:0908.0179v] [astro-ph.IM]

[144] International Organization for Standardization
ISO/IEC 11801:2002 Information technology – Generic cabling for customer premises
ISO/IEC JTC1, Information Technology, March 2008
http://www.iso.org/iso/catalogue_detail?csnumber=36491

[145] Telecommunications Industry Association
Multimode Fiber for Enterprise Networks
TIA’s Fiber Optics Tech Consortium, Nov. 2008
http://www.fols.org/technology/

[146] Avago Technologies
AFBR-5710 and AFBR5715Z: Families of Multi-Mode Small Form Factor Pluggable (SFP) Optical Transceivers with Optional DMI for Gigabit Ethernet (1.25 GBd)
http://www.avagotech.com/docs/AV02-3012EN

[147] Texas Instruments Inc.
SN65LVDS100, SN65LVDT100, SN65LVDS101, SN65LVDT101 Differential Translator/Repeater

[148] Advanced Fibreoptic Engineering Ltd.
http://www.afe-uk.com/

[149] Analog Devices Inc.
AD8009, 1GHz, 5500 V/µs, Low Distortion Amplifier

[150] Hamamatsu Photonics K.K., Solid State Division
High-speed photodiodes, S5973 series: 1GHz
https://www.hamamatsu.com/resources/pdf/ssd/s5971_etc_kpin1025e07.pdf

[151] Data Delay Devices Inc.
Monolithic 8-bit programmable delay line (series 3D3428 - low noise)
http://www.datadelay.com/datasheets/3d3428.pdf

[152] Maxim Integrated
DS1123L 3.3V, 8-Bit, Programmable Timing Element

[153] Xilinx Inc.
Artix-7 FPGA Family

[154] Trigger Interface Board firmware repository
https://bitbucket.org/gaeucm/trigger-interface-board/
[155] Xilinx Inc.  
*Xilinx 7 Series FPGA Libraries Guide for HDL Designs*  
UG768, v 13.4, January 2012  
http://www.xilinx.com/support/documentation/sw_manuals/xilinx13_1/7series_hdl.pdf

[156] Xilinx Inc.  
*7 Series FPGAs Clocking Resources*  
UG472, v1.7, April 2012  

[157] Xilinx Inc.  
*Xilinx Core Generator System*  
http://www.xilinx.com/tools/coregen.htm

[158] Microchip Technology Inc.  
*TC77: Thermal Sensor with SPI Interface*  

*Trigger Interface Board wiki*  
https://bitbucket.org/gaeucm/trigger-interface-board/wiki/Slow%20Control

[160] Raspberry Pi  

[161] Raspbian: A free operating system based on Debian optimized for the Raspberry Pi hardware  
http://www.raspbian.org/

[162] NXP Semiconductors  
*UM10204. I2C-bus specification and user manual, rev. 5*  

[163] Xilinx Inc.  
*7 Series FPGAs Configuration*  
UG470, v1.7, October 2013  

[164] OPC Foundation  
*OPC Unified Architecture Specification*  

[165] Texas Instruments Inc.  
*Webench Power Designer*  
http://www.ti.com/lsds/ti/analog/webench/power.page

[166] Altium Limited  
*Altium Designer*
[167] Microchip Technology Inc.  
   **MCP2200: USB 2.0 to UART Protocol Converter with GPIO**  

[168] Xilinx Inc.  
   **ChipScope Pro and the Serial I/O Toolkit**  

[169] P. A. Franaszek, A. X. Widmer  
   *Byte oriented DC balanced 8B/10B partitioned block transmission code*  
   U.S. Patent 4486739 A. December 1984  

[170] Europractice  
   **Europractice IC Service**  
   [http://www.europractice-ic.com](http://www.europractice-ic.com)

   **Stereo Topological Trigger: A New Concept of Trigger for MAGIC**  
   [https://indico.mpp.mpg.de/getFile.py/access?contribId=78&sessionId=15&resId=0&materialId=slides&confId=2507](https://indico.mpp.mpg.de/getFile.py/access?contribId=78&sessionId=15&resId=0&materialId=slides&confId=2507)

[172] FIDES  

[173] Advanced Logistics Development  
   **ALD MTBF Calculator**  
Firmado: Luis Ángel Tejedor Álvarez.

Doctor Ingeniero de Telecomunicación.

Madrid, 15 de Julio de 2014