A DVS system based on the trade-off between energy savings and execution time

Vasic, Miroslav; García Suárez, Oscar; Oliver Ramírez, Jesús Angel; Alou Cervera, Pedro y Cobos Márquez, José Antonio (2008). A DVS system based on the trade-off between energy savings and execution time. En: "11th Workshop on Control and Modeling for Power Electronics (COMPEL 2008)", 17/08/2008-20/08/2008, Zurich, Suiza. ISBN 978-1-4244-2550-1. pp.. https://doi.org/10.1109/COMPEL.2008.4634665.

Descripción

Título: A DVS system based on the trade-off between energy savings and execution time
Autor/es:
  • Vasic, Miroslav
  • García Suárez, Oscar
  • Oliver Ramírez, Jesús Angel
  • Alou Cervera, Pedro
  • Cobos Márquez, José Antonio
Tipo de Documento: Ponencia en Congreso o Jornada (Artículo)
Título del Evento: 11th Workshop on Control and Modeling for Power Electronics (COMPEL 2008)
Fechas del Evento: 17/08/2008-20/08/2008
Lugar del Evento: Zurich, Suiza
Título del Libro: Proceedings of 11th Workshop on Control and Modeling for Power Electronics (COMPEL 2008)
Fecha: Septiembre 2008
ISBN: 978-1-4244-2550-1
Materias:
Escuela: E.T.S.I. Industriales (UPM)
Departamento: Automática, Ingeniería Electrónica e Informática Industrial [hasta 2014]
Licencias Creative Commons: Reconocimiento - Sin obra derivada - No comercial

Texto completo

[img]
Vista Previa
PDF (Document Portable Format) - Se necesita un visor de ficheros PDF, como GSview, Xpdf o Adobe Acrobat Reader
Descargar (686kB) | Vista Previa

Resumen

DVS (Dynamic Voltage Scaling) is a technique used for reducing the power consumption of digital circuits. The power consumed by these circuits has a main component (dynamic power) that is proportional to the square of the supply voltage. Additionally, for every supply voltage, there is a maximum value of the clock frequency. The advantage of using DVS is that the supply voltage (and hence clock frequency) can be adjusted depending on the specific needs during execution. The DVS concept has been used in some commercial products like Transmeta’s Crusoe [1], Intel Speed Step [2], AMD K6 [3], Hitachi SH4 [4], etc. This paper presents results obtained by using a DVS algorithm based on the workload estimation and trade-off between the execution time and power savings. It is discussed about influence of the power supply’s slew rate, algorithms influence on the system performance and problems to estimate the processors workload. The DVS system is realized on Intel’s PXA255 platform and energy savings have been calculated by measuring directly voltages and currents on the platform.

Más información

ID de Registro: 3344
Identificador DC: http://oa.upm.es/3344/
Identificador OAI: oai:oa.upm.es:3344
Identificador DOI: 10.1109/COMPEL.2008.4634665
URL Oficial: http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4634665
Depositado por: Memoria Investigacion
Depositado el: 25 Mar 2011 09:31
Ultima Modificación: 20 Abr 2016 12:53
  • Open Access
  • Open Access
  • Sherpa-Romeo
    Compruebe si la revista anglosajona en la que ha publicado un artículo permite también su publicación en abierto.
  • Dulcinea
    Compruebe si la revista española en la que ha publicado un artículo permite también su publicación en abierto.
  • Recolecta
  • e-ciencia
  • Observatorio I+D+i UPM
  • OpenCourseWare UPM