A Self-Tuned Thermal Compensation System for Reducing Process Variation Influence in Side-Channel Attack Resistant Dual-Rail Logic

He, Wei; Stottinger, Marc; Torre Arnanz, Eduardo de la y Díaz, Verónica (2015). A Self-Tuned Thermal Compensation System for Reducing Process Variation Influence in Side-Channel Attack Resistant Dual-Rail Logic. En: "2015 Conference on Design of Circuits and Integrated Systems (DCIS 2015)", 25-27 November 2015, Estoril (Portugal). ISBN 978-1-4673-7228-2. pp. 1-8.

Descripción

Título: A Self-Tuned Thermal Compensation System for Reducing Process Variation Influence in Side-Channel Attack Resistant Dual-Rail Logic
Autor/es:
  • He, Wei
  • Stottinger, Marc
  • Torre Arnanz, Eduardo de la
  • Díaz, Verónica
Tipo de Documento: Ponencia en Congreso o Jornada (Artículo)
Título del Evento: 2015 Conference on Design of Circuits and Integrated Systems (DCIS 2015)
Fechas del Evento: 25-27 November 2015
Lugar del Evento: Estoril (Portugal)
Título del Libro: 2015 Conference on Design of Circuits and Integrated Systems (DCIS 2015)
Fecha: 2015
ISBN: 978-1-4673-7228-2
Materias:
Escuela: E.T.S.I. Industriales (UPM)
Departamento: Automática, Ingeniería Eléctrica y Electrónica e Informática Industrial
Licencias Creative Commons: Reconocimiento - Sin obra derivada - No comercial

Texto completo

[img]
Vista Previa
PDF (Document Portable Format) - Se necesita un visor de ficheros PDF, como GSview, Xpdf o Adobe Acrobat Reader
Descargar (1MB) | Vista Previa

Resumen

Dual-rail Precharged Logic (DPL) theoretically withstands Side-Channel Attacks owing to its physical-level compensation manner between the tailored complementary rails. However, the security grade of DPLs can be severely impaired by the innate silicon Process Variation (PV), even the two rails are identically constructed. In this paper, an active thermal compensation system is presented to alleviate the PV-relevant security tension for SCA-resistant dual-rail logic. The devised system consists of a Ring-Oscillator (RO) based temperature sensor pair and two groups of heat generators, respectively scaled with each of the complementary crypto cores. The heaters are automatically switched on in accordance to the frequency difference measured by the ROs. The more secure compensation is achieved by tuning the local thermal to the one wherein higher RO frequency is detected, for affecting the local electrical characteristics to slow down the higher frequency. The protocol of the system and the implementation flow are detailed in this paper. The security verifications are validated by employing the RO thermal system to a lightweight crypto coprocessor in its identical dual-rail format. The experiment results certified elevated security grade to the crypto cores on Virtex-5 FPGA when the thermal compensation system is switched on.

Más información

ID de Registro: 42601
Identificador DC: http://oa.upm.es/42601/
Identificador OAI: oai:oa.upm.es:42601
Depositado por: Memoria Investigacion
Depositado el: 18 Jul 2016 15:46
Ultima Modificación: 19 Jul 2016 13:46
  • Open Access
  • Open Access
  • Sherpa-Romeo
    Compruebe si la revista anglosajona en la que ha publicado un artículo permite también su publicación en abierto.
  • Dulcinea
    Compruebe si la revista española en la que ha publicado un artículo permite también su publicación en abierto.
  • Recolecta
  • e-ciencia
  • Observatorio I+D+i UPM
  • OpenCourseWare UPM