A Methodology for CFD Acceleration through Reconfigurable Hardware

Andrés, Esther and Carreras Vaquer, Carlos and Caffarena Fernández, Gabriel and Nieto-Taladriz García, Octavio and Palacios, Francisco (2008). A Methodology for CFD Acceleration through Reconfigurable Hardware. In: "46th AIAA Aerospace Sciences Meeting and Exhibit, ASME'08", 07/01/2008-10/01/2008, Reno, Nevada, EEUU. ISBN 9781605602011.

Description

Title: A Methodology for CFD Acceleration through Reconfigurable Hardware
Author/s:
  • Andrés, Esther
  • Carreras Vaquer, Carlos
  • Caffarena Fernández, Gabriel
  • Nieto-Taladriz García, Octavio
  • Palacios, Francisco
Item Type: Presentation at Congress or Conference (Article)
Event Title: 46th AIAA Aerospace Sciences Meeting and Exhibit, ASME'08
Event Dates: 07/01/2008-10/01/2008
Event Location: Reno, Nevada, EEUU
Title of Book: CD-ROM Proceedings of the 46th AIAA Aerospace Sciences Meeting and Exhibit, ASME'08
Date: 2008
ISBN: 9781605602011
Subjects:
Faculty: E.T.S.I. Telecomunicación (UPM)
Department: Ingeniería Electrónica
Creative Commons Licenses: Recognition - No derivative works - Non commercial

Full text

[img]
Preview
PDF - Requires a PDF viewer, such as GSview, Xpdf or Adobe Acrobat Reader
Download (553kB) | Preview

Abstract

The long computation times required to simulate complete aircraft con¯gurations re- main as the main bottleneck in the design °ow of new structures for the aeronautics in- dustry. In this paper, the novel application of speci¯c hardware (FPGAs) in conjunction with conventional processors to accelerate CFD is explored in detail. First, some general facts about application-speci¯c hardware are presented, placing the focus on the feasibil- ity of the development of hardware modules (FPGAs based) for the acceleration of most time-consuming algorithms in aeronautics analysis. Then, a practical methodology for de- veloping an FPGA-based computing solution for the quasi 1D Euler equations is applied to the Sod's 'Shock Tube' problem. Results comparing CPU-based and FPGA-based solutions are presented, showing that speedups around two orders of magnitude can be expected from the FPGA-based implementation. Finally, some conclusions about this novel approach are drawn.

More information

Item ID: 4313
DC Identifier: http://oa.upm.es/4313/
OAI Identifier: oai:oa.upm.es:4313
Official URL: http://pdf.aiaa.org/preview/CDReadyMASM08_1065/PV2008_481.pdf
Deposited by: Memoria Investigacion
Deposited on: 27 Sep 2010 08:08
Last Modified: 20 Apr 2016 13:36
  • Logo InvestigaM (UPM)
  • Logo GEOUP4
  • Logo Open Access
  • Open Access
  • Logo Sherpa/Romeo
    Check whether the anglo-saxon journal in which you have published an article allows you to also publish it under open access.
  • Logo Dulcinea
    Check whether the spanish journal in which you have published an article allows you to also publish it under open access.
  • Logo de Recolecta
  • Logo del Observatorio I+D+i UPM
  • Logo de OpenCourseWare UPM