FPGA Implementation of an Adaptive Noise Canceller for Robust Speech Enhancement Interfaces

Rodellar Biarge, M. Victoria and Álvarez Marquina, Agustin and González Concejero, Coral and Gómez Vilda, Pedro and Martinez de Icaya Gomez, M. Elvira (2008). FPGA Implementation of an Adaptive Noise Canceller for Robust Speech Enhancement Interfaces. In: "SPL2008 - IV Southern Conference on Programmable Logic", 26/03/2008-28/03/2008, Patagonia, Argentina. ISBN 978-1-4244-1992-0.

Description

Title: FPGA Implementation of an Adaptive Noise Canceller for Robust Speech Enhancement Interfaces
Author/s:
  • Rodellar Biarge, M. Victoria
  • Álvarez Marquina, Agustin
  • González Concejero, Coral
  • Gómez Vilda, Pedro
  • Martinez de Icaya Gomez, M. Elvira
Item Type: Presentation at Congress or Conference (Article)
Event Title: SPL2008 - IV Southern Conference on Programmable Logic
Event Dates: 26/03/2008-28/03/2008
Event Location: Patagonia, Argentina
Title of Book: Proceedings of the IV Southern Conference on Programmable Logic, SPL2008
Date: 2008
ISBN: 978-1-4244-1992-0
Subjects:
Faculty: Facultad de Informática (UPM)
Department: Arquitectura y Tecnología de Sistemas Informáticos
Creative Commons Licenses: Recognition - No derivative works - Non commercial

Full text

[img]
Preview
PDF - Requires a PDF viewer, such as GSview, Xpdf or Adobe Acrobat Reader
Download (663kB) | Preview

Abstract

This paper describes the design and implementation results of an adaptive Noise Canceller useful for the construction of Robust Speech Enhancement Interfaces. The algorithm being used has very good performance for real time applications. Its main disadvantage is the requirement of calculating several operations of division, having a high computational cost. Besides that, the accuracy of the algorithm is critical in fixed-point representation due to the wide range of the upper and lower bounds of the variables implied in the algorithm. To solve this problem, the accuracy is studied and according to the results obtained a specific word-length has been adopted for each variable. The algorithm has been implemented for Altera and Xilinx FPGAs using high level synthesis tools. The results for a fixed format of 40 bits for all the variables and for a specific word-length for each variable are analyzed and discussed.

More information

Item ID: 4677
DC Identifier: http://oa.upm.es/4677/
OAI Identifier: oai:oa.upm.es:4677
Official URL: http://www.splconf.org/spl08/
Deposited by: Memoria Investigacion
Deposited on: 25 Oct 2010 08:31
Last Modified: 20 Apr 2016 13:48
  • Logo InvestigaM (UPM)
  • Logo GEOUP4
  • Logo Open Access
  • Open Access
  • Logo Sherpa/Romeo
    Check whether the anglo-saxon journal in which you have published an article allows you to also publish it under open access.
  • Logo Dulcinea
    Check whether the spanish journal in which you have published an article allows you to also publish it under open access.
  • Logo de Recolecta
  • Logo del Observatorio I+D+i UPM
  • Logo de OpenCourseWare UPM