Design and construction of a superheterodyne receiver stage with mmic technology on microstrip line

Torres Vallejo, Nicolas Carlos Eduardo and Maestre Padilla, Luis Fernando (2015). Design and construction of a superheterodyne receiver stage with mmic technology on microstrip line. Thesis (Master thesis), E.T.S.I. Telecomunicación (UPM).

Description

Title: Design and construction of a superheterodyne receiver stage with mmic technology on microstrip line
Author/s:
  • Torres Vallejo, Nicolas Carlos Eduardo
  • Maestre Padilla, Luis Fernando
Contributor/s:
  • Burgos García, Mateo
Item Type: Thesis (Master thesis)
Masters title: Radar. Tecnologías, Equipos y Desarrollo de Sistemas
Date: March 2015
Subjects:
Freetext Keywords: Hairpin filter, microstrip filter, MMIC, microstrip layout, RF receiver chain, SMD.
Faculty: E.T.S.I. Telecomunicación (UPM)
Department: Señales, Sistemas y Radiocomunicaciones
Creative Commons Licenses: None

Full text

[img]
Preview
PDF - Requires a PDF viewer, such as GSview, Xpdf or Adobe Acrobat Reader
Download (2MB) | Preview

Abstract

This project consists in the design and build of the first stage of a receiver chain based in a down converter which will turn a typical X-band radar signal into an L band signal. To achieve this, COTS elements as SMD and MMIC will be used. The design and printing of a microstrip filter and circuit layout will be done, as well as the design of the mechanical structure to mount the final circuit. Finally, a testing stage will be planned and executed to validate the functioning of the circuit having as a reference previous theoretical analysis. Este trabajo consiste en el diseño y fabricación de la etapa inicial de una cadena receptora basada en un down converter que traslada una señal radar típica en banda X a una en banda L. para lograr esto, se usará elementos COTS de tecnologías MMIC y SMD. Se realizará el diseño e impresión del circuito y del filtro microstrip, como también el diseño de la estructura mecánica sobre la cual se montará el circuito. Finalmente se planeará y ejecutará una etapa de pruebas para validar el funcionamiento del circuito teniendo como referencia los análisis teóricos previos.

More information

Item ID: 49780
DC Identifier: http://oa.upm.es/49780/
OAI Identifier: oai:oa.upm.es:49780
Deposited by: Nicolas Torres
Deposited on: 19 Mar 2018 07:36
Last Modified: 20 Sep 2018 22:30
  • Logo InvestigaM (UPM)
  • Logo GEOUP4
  • Logo Open Access
  • Open Access
  • Logo Sherpa/Romeo
    Check whether the anglo-saxon journal in which you have published an article allows you to also publish it under open access.
  • Logo Dulcinea
    Check whether the spanish journal in which you have published an article allows you to also publish it under open access.
  • Logo de Recolecta
  • Logo del Observatorio I+D+i UPM
  • Logo de OpenCourseWare UPM