Dynamic Reconfiguration under RTEMS for Fault Mitigation and Functional Adaptation in SRAM-based SoPCs for Space Systems

Pérez, Arturo and Suriano, Leonardo and Otero, Andrés and Torre Arnanz, Eduardo de la (2017). Dynamic Reconfiguration under RTEMS for Fault Mitigation and Functional Adaptation in SRAM-based SoPCs for Space Systems. In: "2017 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)", 24-27 July 2017, Pasadena, CA, USA. pp. 40-47. https://doi.org/10.1109/AHS.2017.8046357.

Description

Title: Dynamic Reconfiguration under RTEMS for Fault Mitigation and Functional Adaptation in SRAM-based SoPCs for Space Systems
Author/s:
  • Pérez, Arturo
  • Suriano, Leonardo
  • Otero, Andrés
  • Torre Arnanz, Eduardo de la
Item Type: Presentation at Congress or Conference (Article)
Event Title: 2017 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)
Event Dates: 24-27 July 2017
Event Location: Pasadena, CA, USA
Title of Book: 2017 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)
Date: 2017
Subjects:
Freetext Keywords: FPGAs; Dynamic Partial Reconfiguration; Space Systems; Fault tolerance; Real Time Operating Systems
Faculty: E.T.S.I. Industriales (UPM)
Department: Automática, Ingeniería Eléctrica y Electrónica e Informática Industrial
Creative Commons Licenses: Recognition - No derivative works - Non commercial

Full text

[img]
Preview
PDF - Requires a PDF viewer, such as GSview, Xpdf or Adobe Acrobat Reader
Download (1MB) | Preview

Abstract

This paper describes the integration of a scrubbing strategy and a dynamic reconfiguration mechanism within an FPGA¬based heterogeneous System¬on¬chip, intended to be used as a reconfigurable processor for space applications. Scrubbing offers the possibility of detecting and correcting transient errors in the device configuration memory, while dynamic reconfiguration is used either to relocate modules from damaged to fault¬free regions or to change the functionality of part of the device logic. Moreover, the RTEMS Real Time Operating System has been ported to the embedded processor in order to control the access to the reconfiguration memory as well as to deal with the periodic timing deadlines needed by each of these support and mission tasks. A reconfigurable image processing pipeline, that includes functionalities typically used in autonomous visual navigation systems, has been also integrated, as a proof of concept of the proposed platform.

Funding Projects

TypeCodeAcronymLeaderTitle
Horizon 2020692455ENABLE-S3UnspecifiedEuropean Initiative to Enable Validation for Highly Automated Safe and Secure Systems
Government of SpainPCIN 2015 254ENABLE-S3UnspecifiedINICIATIVA EUROPEA PARA FACILITAR LA VALIDACIÓN DE SISTEMAS SEGUROS Y ALTAMENTE AUTOMATIZADOS
Universidad Politécnica de MadridRR01/2015UnspecifiedUnspecifiedUnspecified

More information

Item ID: 51106
DC Identifier: http://oa.upm.es/51106/
OAI Identifier: oai:oa.upm.es:51106
DOI: 10.1109/AHS.2017.8046357
Deposited by: Memoria Investigacion
Deposited on: 15 Oct 2018 16:44
Last Modified: 15 Oct 2018 16:44
  • Logo InvestigaM (UPM)
  • Logo GEOUP4
  • Logo Open Access
  • Open Access
  • Logo Sherpa/Romeo
    Check whether the anglo-saxon journal in which you have published an article allows you to also publish it under open access.
  • Logo Dulcinea
    Check whether the spanish journal in which you have published an article allows you to also publish it under open access.
  • Logo de Recolecta
  • Logo del Observatorio I+D+i UPM
  • Logo de OpenCourseWare UPM