Pre-Calculated Duty Cycle Control Implemented in FPGA for Power Factor Correction

García Suárez, Oscar and García, Alejandro and Castro Martín, Ángel de and Azcondo, Francisco J. (2009). Pre-Calculated Duty Cycle Control Implemented in FPGA for Power Factor Correction. In: "35th Annual Conference of IEEE Industrial Electronics, 2009. IECON '09", 03/11/2009 - 05/11/2009, Oporto, Portugal. ISBN 978-1-4244-4650-6. https://doi.org/10.1109/IECON.2009.5415383.

Description

Title: Pre-Calculated Duty Cycle Control Implemented in FPGA for Power Factor Correction
Author/s:
  • García Suárez, Oscar
  • García, Alejandro
  • Castro Martín, Ángel de
  • Azcondo, Francisco J.
Item Type: Presentation at Congress or Conference (Article)
Event Title: 35th Annual Conference of IEEE Industrial Electronics, 2009. IECON '09
Event Dates: 03/11/2009 - 05/11/2009
Event Location: Oporto, Portugal
Title of Book: Proceedings of the 35th Annual Conference of IEEE Industrial Electronics, 2009. IECON '09
Date: 2009
ISBN: 978-1-4244-4650-6
Subjects:
Freetext Keywords: Power Factor Correction, Switched Mode Power Supply, Boost Converter, Field Programmable Gate Array, Digital Control.
Faculty: E.T.S.I. Industriales (UPM)
Department: Automática, Ingeniería Electrónica e Informática Industrial [hasta 2014]
Creative Commons Licenses: Recognition - No derivative works - Non commercial

Full text

[img]
Preview
PDF - Requires a PDF viewer, such as GSview, Xpdf or Adobe Acrobat Reader
Download (538kB) | Preview

Abstract

A power factor correction (PFC) technique based on pre-calculated duty cycle values is presented in this paper. In this method the duty ratios for half a line period are calculated in advance and stored in a memory. By synchronizing the memory with the line, near unity power factors can be achieved in a specific operating point. The main advantage of this technique is that neither current measurement nor current loop are needed. To obtain stable output voltages a voltage loop is included. A boost converter prototype controlled by an FPGA evaluation board has been implemented in order to verify the functionality of the proposed method. Both the simulation and experimental results show that near unity power factor can be achieved with this PFC strategy.

More information

Item ID: 5533
DC Identifier: http://oa.upm.es/5533/
OAI Identifier: oai:oa.upm.es:5533
DOI: 10.1109/IECON.2009.5415383
Official URL: http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5415383
Deposited by: Memoria Investigacion
Deposited on: 20 Dec 2010 12:40
Last Modified: 20 Apr 2016 14:19
  • Logo InvestigaM (UPM)
  • Logo GEOUP4
  • Logo Open Access
  • Open Access
  • Logo Sherpa/Romeo
    Check whether the anglo-saxon journal in which you have published an article allows you to also publish it under open access.
  • Logo Dulcinea
    Check whether the spanish journal in which you have published an article allows you to also publish it under open access.
  • Logo de Recolecta
  • Logo del Observatorio I+D+i UPM
  • Logo de OpenCourseWare UPM