Salvador Perea, Rubén and Moreno González, Felix Antonio and Riesgo Alcaide, Teresa and Sekanina, Lukás (2010) Evolutionary Approach to Improve Wavelet Transforms for Image Compression in Embedded Systems. EURASIP Journal on Advances in Signal Processing, 2011 (973806). 1 - 20. ISSN 1687-6172
Ver estadisticas de descargas para este eprint (solo desde ordenadores de la UPM)| Item Type: | Article | ||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|
| Authors/Creators: |
| ||||||||||
| Title: | Evolutionary Approach to Improve Wavelet Transforms for Image Compression in Embedded Systems | ||||||||||
| Publisher: | Yannis Kopsinis | ||||||||||
| Journal/Publication Title: | EURASIP Journal on Advances in Signal Processing | ||||||||||
| Date: | January 2010 | ||||||||||
| Volume: | 2011 | ||||||||||
| Number: | 973806 | ||||||||||
| Department: | Automation, Electronic Engineering and Industrial Computers | ||||||||||
| Faculty: | E.T.S.I. Industrial (UPM) | ||||||||||
| Creative Commons licenses: | Recognition - No derivative works - No commercial | ||||||||||
| Item ID: | 6848 | ||||||||||
| Subjects: | Industrial Engineering |
Texto completo disponible como:
| PDF 2303Kb - Idioma: English |
Official URL: http://www.hindawi.com/journals/asp/2011/973806/ref/
Abstract
A bioinspired, evolutionary algorithm for optimizing wavelet transforms oriented to improve image compression in embedded systems is proposed, modelled, and validated here. A simplified version of an Evolution Strategy, using fixed point arithmetic and a hardware-friendly mutation operator, has been chosen as the search algorithm. Several cutdowns on the computing requirements have been done to the original algorithm, adapting it for an FPGA implementation. The work presented in this paper describes the algorithm as well as the test strategy developed to validate it, showing several results in the effort to find a suitable set of parameters that assure the success in the evolutionary search. The results show how high-quality transforms are evolved from scratch with limited precision arithmetic and a simplified algorithm. Since the intended deployment platform is an FPGA, HW/SW partitioning issues are also considered as well as code profiling accomplished to validate the proposal, showing some preliminary results of the proposed hardware architecture.
| Item Type: | Article |
|---|---|
| Subjects: | Industrial Engineering |
| Código ID: | 6848 |
| Depositado Por: | Memoria Investigacion |
| Depositado el: | 06 May 2011 09:55 |
| Last Modified: | 06 May 2011 09:55 |
Sólo para Personal del Archivo: editar este registro





