Generic Systolic Array for Run-time Scalable Cores

Otero Marnotes, Andres and Esteves Krasteva, Yana and Torre Arnanz, Eduardo de la and Riesgo Alcaide, Teresa (2010). Generic Systolic Array for Run-time Scalable Cores. In: "6th International Symposium on Applied Reconfigurable Computing (ARC)", 17/03/2010 - 19/03/2010, Bangkok, Tailandia. ISBN 978-3-642-12132-6.

Description

Title: Generic Systolic Array for Run-time Scalable Cores
Author/s:
  • Otero Marnotes, Andres
  • Esteves Krasteva, Yana
  • Torre Arnanz, Eduardo de la
  • Riesgo Alcaide, Teresa
Item Type: Presentation at Congress or Conference (Article)
Event Title: 6th International Symposium on Applied Reconfigurable Computing (ARC)
Event Dates: 17/03/2010 - 19/03/2010
Event Location: Bangkok, Tailandia
Title of Book: Proceedings of the 6th International Symposium on Applied Reconfigurable Computing (ARC)
Date: 2010
ISBN: 978-3-642-12132-6
Volume: 5992
Subjects:
Freetext Keywords: Digital signal processing - adaptable cores - scalability - systolic array - partial runtime reconfiguration
Faculty: E.T.S.I. Industriales (UPM)
Department: Automática, Ingeniería Electrónica e Informática Industrial [hasta 2014]
Creative Commons Licenses: Recognition - No derivative works - Non commercial

Full text

[img]
Preview
PDF - Requires a PDF viewer, such as GSview, Xpdf or Adobe Acrobat Reader
Download (479kB) | Preview

Abstract

This paper presents a scalable core architecture based on a generic systolic array. The size of this kind of cores can be adapted in real-time to cover changing application requirements or to the available area in a reconfigurable device. In this paper, the process of scaling the core is performed by the replication of a single processing element using run-time partial reconfiguration. Furthermore, rather than restricting the proposed solution to a given application, it is based on a generic systolic architecture which is adapted using a design flow which is also proposed. The paper includes a related work discussion, the proposal and definition of a systolic array communication approach, which does not require the use of specific macro structures and permits to achieve higher flexibility, and a design flow used to adapt the generic architecture. Further, the paper also includes an image filter application as a simple use case, along with implementation results for Virtex 5 FPGA.

More information

Item ID: 7781
DC Identifier: http://oa.upm.es/7781/
OAI Identifier: oai:oa.upm.es:7781
Official URL: http://www.springerlink.com/content/r55pv6402v10761t/
Deposited by: Memoria Investigacion
Deposited on: 04 Aug 2011 09:27
Last Modified: 20 Apr 2016 16:49
  • Logo InvestigaM (UPM)
  • Logo GEOUP4
  • Logo Open Access
  • Open Access
  • Logo Sherpa/Romeo
    Check whether the anglo-saxon journal in which you have published an article allows you to also publish it under open access.
  • Logo Dulcinea
    Check whether the spanish journal in which you have published an article allows you to also publish it under open access.
  • Logo de Recolecta
  • Logo del Observatorio I+D+i UPM
  • Logo de OpenCourseWare UPM