Adaptable Security in Wireless Sensor Networks by Using Reconfigurable ECC Hardware Coprocessors

J. Portilla,1 A. Otero,1 E. de la Torre,1 T. Riesgo,1 O. Stecklina,2 S. Peter,2 and P. Langendörfer2

1 Centro de Electronica Industrial, Universidad Politecnica de Madrid, Jose Gutierrez Abascal 2, 28006 Madrid, Spain
2 IHP, Im Technologiepark 25, 15236 Frankfurt, Germany

Correspondence should be addressed to J. Portilla, jorge.portilla@upm.es

Received 26 July 2010; Revised 29 September 2010; Accepted 19 October 2010

Specific features of Wireless Sensor Networks (WSNs) like the open accessibility to nodes, or the easy observability of radio communications, lead to severe security challenges. The application of traditional security schemes on sensor nodes is limited due to the restricted computation capability, low-power availability, and the inherent low data rate. In order to avoid dependencies on a compromised level of security, a WSN node with a microcontroller and a Field Programmable Gate Array (FPGA) is used along this work to implement a state-of-the-art solution based on ECC (Elliptic Curve Cryptography). In this paper it is described how the reconfiguration possibilities of the system can be used to adapt ECC parameters in order to increase or reduce the security level depending on the application scenario or the energy budget. Two setups have been created to compare the software- and hardware-supported approaches. According to the results, the FPGA-based ECC implementation requires three orders of magnitude less energy, compared with a low power microcontroller implementation, even considering the power consumption overhead introduced by the hardware reconfiguration.

1. Introduction

Wireless sensor networks represent one of the most outstanding technologies in the last years, and several research disciplines have appeared to cover the special needs of this kind of systems, like hardware platforms, communication protocols, security issues, or operating systems, among others.

A typical application scenario for WSNs is the deployment of a set of unattended nodes that operate autonomously in an environment, which is to be monitored. Sensor nodes are often deployed in areas where they are freely accessible. Thus their position, the hardware and even the software can be compromised. In order to ensure correct system behavior it is essential to protect wireless sensor nodes and the wireless communication. Without protection the network can be observed by villains, and confidential information can be eavesdropped. Encryption is a reasonable countermeasure to protect data, while it also adds new processing load to the nodes. Applying strong cryptographic means to ensure security of the system is often contradicting the requirement that the WSN need to run for several months or even years, without human intervention. Traditional microcontroller-based sensor nodes do not provide sufficient computation power to process strong cryptomeans, and even if these operations are executed they consume a significant amount of energy depleting the battery very quickly.

Moreover, the nature of sensor networks makes their security requirements dependent on the application and even the geographical deployment of the nodes. Different applications working on the same WSN platform will have different security requirements, implying the necessity of using keys of different length of the applied security algorithms. Usage of smaller key sizes for less sensitive information is an adequate means to minimize the energy consumption. However, many of today’s efficient cryptographic implementations do not allow changing the key size of the security algorithm once the system is deployed in the field. That is particularly true for optimized hardware-based cryptographic accelerator platforms as they are realized as ASICS to improve the performance and reduce the energy consumption. Consequently, in spite of the advantages provided by hardware (HW) implementations, only software (SW)-based solutions allow configuration of different security levels in run time. In contrast to pure hardware solutions, including an FPGA that supports partial reconfiguration capabilities into a
sensor node makes feasible the computational advantages of hardware implementations and the flexibility of software. If dynamic and partial reconfiguration is performed remotely, in an autonomous way, the opportunities to improve the security and reliability of the system once deployed increase remarkably.

To demonstrate and evaluate that approach, this paper focuses on the implementation of the scalar point multiplication, which is the fundamental operation of the public-key Elliptic Curve Cryptography (ECC). This cryptosystem is chosen due to the tradeoff between high security and good performance offered by ECC, compared with other state-of-the-art alternatives, like RSA. Furthermore, this operation can be used in digital signature (ECDSA), key establishment (ECDH) and encryption/decryption (ECIES) protocols. The system has been implemented in a custom platform, which incorporates a mixed solution based on an 8052 compliant microcontroller and a Xilinx XC3S200 Spartan 3 FPGA. An additional XC2V2000 Virtex 2 FPGA was attached to the custom platform due to size limitations. This approach is far from being optimized in hardware, but it is suitable for proof of concept.

Beside the above mentioned, partial dynamic reconfiguration techniques are applied to the system. These techniques allow reconfiguring only part of the FPGA without stopping the rest of the circuit. The target is to adapt sensor networks to different security requirements, depending on the application and energy budget. Finally, a software implementation of the ECC algorithm was integrated on a TI MSP430 microcontroller and a Xilinx XC3S200 Spartan 3 FPGA. An additional XC2V2000 Virtex 2 FPGA was attached to the custom platform due to size limitations. This approach is far from being optimized in hardware, but it is suitable for proof of concept.

The rest of the paper is organized as follows: in Section 2, an analysis of the state of the art for security in sensor networks and background on ECC algorithm is presented. In Section 3, a review on platforms for wireless sensor networks is presented, with special emphasis on those that include configurable HW in different ways. In Section 4 the EC Cryptosystem Architecture is detailed. In Section 5, the experimental setup used for the different proofs is presented. In Section 6, the measurement results obtained are shown and discussed, and finally, in Section 7 some conclusions are drawn after the description of all the work done.

2. State of the Art

In this section, a state-of-the-art review on security in sensor networks as well as a background on the ECC algorithm is provided.

2.1. Security on Sensor Networks. WSN security challenges have been addressed with different approaches in the recent past. Specific schemes and techniques have been developed for WSN scenarios. They are mainly based on secret key cryptography, since public key-based ones [1] have a computation overhead that has been thought to be infeasible in sensor nodes. An example of a protocol based on symmetric cryptography is SPINS [2], including TESLA, that provides authenticated streaming broadcast, and SNEP, addressing data confidentiality, data authentication, and data freshness, based on a subset of the RC5 algorithm. Other examples are TinySEC [3], a link layer security architecture that includes cryptographic primitives like Skipjack and RC5, and MiniSEC [4], a general purpose security protocol for the Telos motes, using a Skipjack block-cipher and OCB encryption.

The main problem when using symmetric security architectures in WSNs is key establishment and distribution. Traditional approaches are based on trusted centralized distribution sites, like Kerberos. These approaches are not appropriate for sensor networks due to the dynamic nature of the networks, the random behavior of the communication links, and the risk of relying on a single point, located in a potentially aggressive environment. The most straightforward solution for this problem is to perform a key predistribution before deployment [5]. A single key is stored in all nodes, thus capturing a single node compromises all other nodes as well, which means weak security. Random key distribution, originally proposed by Eschenauer and Gligor in [6] is a probabilistic key predistribution scheme, based on the storage, in each node, of a random subset from the full pool of keys, reducing memory requirements and consequences of the capture of a node. If the secure connectivity of the whole network is still retained using the initially defined secure paths, a key-exchange mechanism can be employed to deliver a key between any arbitrary pair of nodes. Different extensions of this approach, that increase the security or the efficiency, are summarized in [7], like the q-composite or the random pairwise schemes of Chan et al. [8], and the Du et al. alternative introduced in [9]. More advanced solutions, based on network clustering schemes, are LEAP, a flexible protocol with support for different security level keys [10], SELL, with high robustness against node capture [11], and Panja hierarchical key-grouping scheme, using the tree-based Diffie-Hellman protocol [12].

All these algorithms and techniques have been specifically designed or adapted for sensor networks, making some simplifications that can compromise its security. In addition,
they are only partially scalable, since predictions about future deployments have to be done before the distribution and its memory and bandwidth consumption is still high. Furthermore, they cannot provide the advantages of public-key algorithms and architectures, like digital signature or session key distribution, well known and successfully proved in traditional networks.

Public key encryption schemes can be used to establish private keys between nodes after deployment, using the less complex private schemes to encrypt and decrypt data, allowing decentralized and completely scalable solutions. For instance, in [13], a Diffie-Hellman exchange protocol has been implemented on WSN, based on a software ECC version implemented for MICAz. Another novel approach is the access control scheme for sensor networks provided in [14].

Public cryptography, for years, has been considered infeasible, because of their cost and speed, to be implemented on sensor networks. However, recent works show successful implementation examples of public-key cryptography in constrained embedded devices [15]. The well-established asymmetric cryptosystem RSA—RSA stands for Rivest, Shamir, and Adleman who first published the algorithm—uses 1024 bit and 2048 bit keys and is 1000 times slower than a symmetric cryptosystem. RSA is based on the factorisation of large prime numbers. Elliptic curve cryptography (ECC), a modern replacement of RSA, achieves the same level of security with a much smaller elliptic curve group. Using a smaller group reduces the requirements for storage and security with a much smaller elliptic curve group. Using a modern replacement of RSA, achieves the same level of security with a much smaller elliptic curve group. Elliptic curve cryptography (ECC) is a cryptography scheme that uses algebraic operations on elliptic curves (EC) over finite fields. System’s security is based on the complexity of finding the discrete logarithm of a random elliptic curve element. Due to the higher difficulty of calculating a discrete logarithm for points of elliptic curves than the factorisation of large prime, much smaller keys than in RSA can be used. The level of security provided by a 1024 bit RSA key can be achieved by a 160 bit EC key.

2.2. Elliptic Curve Cryptosystem. The elliptic curve cryptosystem (ECC) is an asymmetric cryptosystem that uses algebraic operations on elliptic curves (EC) over finite fields. Any EC point meets the function

\[ y^2 + xy = x^3 + x^2 + b, \]  

where \( b \) is a parameter that characterizes the curve. For the points—elements of the finite field—mathematic operations, like addition, multiplication, and so forth, are defined. Figure 1 shows an exemplary EC and illustrates the point addition on such a curve. For cryptographic computations the scalar multiplication \( kP \) is the most common operation, while \( k \) is an integer and \( P \) is a point \( (x, y) \) of the elliptic curve. With repeated double and add operations the scalar multiplication can be efficiently calculated, while its reversal is not computable in polynomial time.

For ECC, two different kinds of base fields are suitable, the residue class fields of large prime numbers (GF(\( p \))) and residue class fields of extended binary fields (GF(2\( ^{m} \))). Both fields are classified as secure, but suitability for implementation differs in hardware and software. Regarding software implementations, the arithmetic in GF(\( p \)) is performed with natural integers, which simplifies the implementation in standard microprocessors and makes the use of coprocessing units, like multiplier, easier. However, an energy- and space-efficient hardware implementation is more feasible with binary fields. Major properties are as follows.

(i) Addition and subtraction are replaced by XOR operations.
(ii) Carry bits, which slows down integer arithmetics, can be ignored.
(iii) The binary coefficients can be efficiently represented in hardware.

Consequently, the implementation described in the next sections is based on binary fields.

3. Platforms for Wireless Sensor Networks

There is a huge variety of wireless sensor network nodes at commercial or academic levels. For the purpose of this paper, they can be classified, according to the nature of the processing elements they integrate, into the following categories:
(i) based on a single microprocessor,
(ii) based on FPGAs,
(iii) based on microcontroller plus FPGA,
(iv) based on a System on Programmable Chip,
(v) based on custom configurable HW and a microprocessor.

In this section, several platforms for wireless sensor networks are presented, focusing on those that include configurable HW. Last subsection presents the custom platform which has been used for this work.

3.1. Nodes Based on a Single Microprocessor. Traditionally, wireless sensor networks platforms have been based on low-cost microcontrollers. This approach is based on the idea that nodes do not have to perform highly complex tasks and, moreover, the system should be sleeping most of the time, to save energy.

Good examples of this kind of platforms are TelosB from U. C. Berkeley [23], Imote2 from Intel [24], or the Hitachi one, ZN1 [25]. These nodes have, as main features, low complexity, low-power consumption, and low size.

Since these platforms do not have reconfigurable resources, they are out of the scope of this paper, and so, the focus will center on new solutions with some kind of combinations of reconfigurable devices of different nature and microcontrollers/microprocessors.

3.2. Nodes Based on FPGA. In this section, both pure HW approaches as well as solutions with embedded processors in the FPGA will be taken into account.

At Technical University of Crete, researchers propose a low-cost distributed environment for reconfiguring programmable distributed systems, like sensor networks, called Parrotfish [26]. In their work, they propose an architecture divided in three layers: physical and link layer (with Bluetooth technology), intermediate layer, to control the node, and reconfiguration layer.

The Institute of Microelectronics System of Darmstadt University, has developed a hardware platform based on an FPGA [27]. The FPGA is the heart of the design, and it is used to integrate debugging and system monitoring in the logic, and to emulate the digital part of the final node. Therefore, their main target is prototyping.

Other groups focus on mixed developments based on hardware-software codesign, but everything integrated within the FPGA, like Muralidhar and Rao [28]. In this work the authors used an FPGA from Altera, a Cyclone II, and integrate a soft-processor, a NIOS. Their target is to reuse hardware by dynamic reconfiguration.

Another interesting approach is made by Kahn and Vemuri [29]. In this work, the influence of adding reconfigurable hardware to WSNs nodes is analyzed. Their main contribution is to establish a very accurate model of the battery, what is usually ignored in most of the works related to WSNs, even in those works that consider the power consumption or analyze it. When the battery is about to wear out, they reconfigure the FPGA with less power consuming tasks, until energy is finished.

3.3. Nodes Based on Microcontroller Plus FPGA. In this context, Wilder et al. present a reconfigurable wireless sensor network (REWISE), showing that FPGAs reach an optimum balance between processing power, energy requirements, and flexibility. Using reconfigurable HW, designs within the nodes can be reprogrammed in the field.

Their solution is based in a 16-bits microcontroller (MSP430) and a CC2420 transceiver, both from Texas Instruments. Their system is an implementation of what they call wireless JTAG, which is independent of the final FPGA that will be used. Each node includes a repository of HW/SW configurations and programs to avoid the high cost of sending these files through the network.

The approach in [31], from Tyndall Institute in Cork, sets out a modular platform based on an Atmel microcontroller (ATMEGA128), with the possibility of adding an FPGA (Spartan 2 XC2S300E from Xilinx) to have more processing power, like Fast Fourier Transforms or neural networks. Anyway, the work is not focused on FPGA reconfiguration, but reprogramming both microcontroller and FPGA before deploying the WSN.

3.4. Node Based on System on Programmable Chip. The third group is that which include System on Programmable Chips (SoPCs), systems with a reconfigurable part, and a processor, everything in the same integrated circuit. This approach is very interesting because there are very attractive commercial solutions from manufacturers like Atmel or Cypress, although the main drawback is the reduced size that can be a bottleneck in applications with high area requirements.

In [32] an implementation based on a SoPC from Atmel (a Field Programmable System Level Integrated Circuit, FPLSIC), composed of an 8-bits AVR processor and 40 k gates of reconfigurable logic, is presented. In this work, one of the factors to highlight is the energy scavenging from the environment, which totally determines the reconfiguration mechanism of the network nodes. In this context, an
algorithm to adapt the node (reconfiguring the HW) is implemented. Finally, they have a solution with the speed of HW and the flexibility of SW. Their conclusion is that runtime reconfigurability in wireless sensor networks is feasible and useful.

A similar approach is adopted by Şuşu et al. in [33], where a video application is implemented with a camera using an FPLSIC, fully powered by energy from the environment.

3.5. Nodes Based on Custom Reconfigurable HW and a Microprocessor. Some researchers work on solutions where SW and HW coexist from the conceptual formulation of the circuit, so that there is a reconfigurable element attached to the processor, and it can be used as the designer prefers. This approach is, first of all, flexible.

Hinkelmann et al. propose in [34] an architecture based on a custom self-made processor with embedded reconfigurable hardware logic. They state that HW requirements for WSNs can change due to the nature of the applications or changes in the environment. A flexible node can be configured to be used in several applications and could be potentially deployed more efficiently than specific ones.

Their main contribution is to include a Reconfiguration Function Unit (RFU) in a RISC processor. The RFU is integrated directly in the processor pipeline, in parallel with the ALU, and it is accessed through the processor registers.

3.6. The Custom Used Platform. The approaches presented before represent the majority of possible combinations in the hardware of WSNs nodes.

In this paper, a custom hardware platform for WSNs [35] is used to implement the ECC algorithm, and to study the contribution of reconfigurability to wireless sensor networks in environments where security is a strong requirement.

The node, called Cookie, is based on a modular design, and it is composed of four main layers: communications, processing, sensing/actuating, and power supply (see Figure 2).

The processing layer includes a Xilinx Spartan3 XC3S200 and ADuC841 microcontroller from Analog devices, 8052 core compliant. Therefore, this platform belongs to the category described in Section 3.3, with nodes that combine microprocessors and FPGAs.

4. EC Cryptosystem Architecture

For providing an ECC-based asymmetric cryptosystem, an efficient scalar point multiplication is required. The function has to be solved twice for the ECDSA verify operation and once for an ECDSA sign operation. The implementation must handle a tradeoff between size, memory footprint or number of gates, and execution time. This means that the execution time can be reduced by parallelizing operations—in hardware—and using large arrays of precomputed values—in software.

The approach taken in the work presented in this paper uses the Montgomery multiplication scheme as described in [36]. The algorithm is implemented in software and in hardware in a similar way. The implementation in software as well as in hardware is focused on a flexible and a size optimized design.

As illustrated in Figure 3, a scalar multiplication of an EC point can be divided into the field multiplication and the reduction of the partial product. The multiplication of two numbers with a length of \( m \) bits results in a number with a length of \( 2m - 1 \) bits. Because the elements of the finite field must have a maximal length of \( m \) bits, the corresponding element of the finite field has to be determined. The corresponding element of the finite field is the remainder from the division by the irreducible polynomial. This operation is performed by the reduction unit.

4.1. Software System. The software system has a generic implementation of the Montgomery scalar point multiplication. This implementation is working on curves of different binary fields and uses generic functions for the basic operations XOR (polynomial addition and subtraction), polynomial multiplication and squaring as well as multiplicative inversion. Only the implementation of the reduction is curve specific. This flexible design has a very small footprint and makes the integration of new curves quite easy. Only the reduction and the initialization function have to be adapted. In addition to this an external storage of unused reduction units—for example, as loadable library—is feasible and opens the opportunity for smaller designs.

Figure 4 contains the footprint of a program with the ECC scalar point multiplication developed in this work, which supports the binary fields 163, 233, 283, 409, and 571. A minimized program that holds merely the multiplication and the necessary initialization functions needs only 5.7 kB of flash memory and 2.3 kB of RAM. This is only a bit more than 2% of the available flash memory and less than 1% of RAM of the used microcontroller (MSP430F5438, 256 kB Flash, 16 kB RAM).

The full program, used in the measurement setup, needs 8.6 kB of flash memory and 2.7 kB RAM (see Table 1). The larger flash usage is due to the additional function for entering and leaving the low-power mode as well as interrupting handling.

4.2. Hardware Implementation. The field multiplication is the most complex operation of the EC scalar multiplication. In case of using the classic school multiplication 65000 XOR and AND operations are needed for multiplication of two 256-bit numbers. By using the iterative Karatsuba-multiplication, the number of AND operations can be reduced to 6561 [37]. However, the number of XOR operations remains unchanged. In the hardware design of
an EC multiplier presented in the present paper an iterative Karatsuba method is used, in a recursive procedure [38]. This method reduces the number of XOR operations to 42000. The procedure replaces a multiplication with smaller multiplications. The replacement is repeated until a bit length of 8 bits is reached. Finally, the multiplication of the two 8-bit operands will be done by a classic procedure. Evaluations have shown that a further splitting does not improve the procedure [37].

Similar to the software implementation, the hardware field multiplier is generic and supports curve sizes from 163 up to 571 bits. As shown in Figure 4, the hardware unit is managed by a multiplier controller. This controls the input operand selection and the hardware reduction (HWR) unit. The reduction step is curve specific and has to be selected according to the performed operation.

The implementation of such a specific EC coprocessor is feasible and was shown in [38]. The performed size estimations are based on 0.25 µm CMOS design of IHP. The values can be ported to the ECC hardware unit that was used for the measuring in this paper.

In case of using FPGAs for the ECC implementation, the number of used gates has an additional impact. The number of available logic units is limited by the model of the FPGA and can be changed only by switching to another FPGA model with a higher number of logical units (LUT). The need for a larger FPGA will not only influence monetary aspects of the system but also the systems energy consumption. Particularly in case that a model with the required number of LUTs is not available and another FPGA device must be taken. This can be avoided by using the flexible design presented in this paper and reconfigurable FPGA devices, which makes the loading or replacement of partial components like the reduction unit feasible.

5. Experimental Setup

The main objectives of the experimental setup are to compare the performance of both software and hardware implementations of the same ECC algorithm, and to study the feasibility and cost of implementing dynamically reconfigurable ECC algorithms, with different key sizes, on an FPGA. In order to compare in a more realistic scenario, these measurements include the reconfiguration process of the desired encryption algorithm and the execution of the encryption process itself. This scheme also allows sharing the FPGA of the node for different computational tasks. For instance, the ECC algorithm can be implemented during a key establishment phase, to set the private key, and after a reconfiguration process, a less expensive symmetric algorithm can be configured.

In the software experimental setup, ECCs on the binary fields B163, B283, and B571 are used. In a test run, one scalar multiplication of \( kP \) is executed, using the base point of the EC as the point \( P \). The scalar value \( k \) is defined in such a manner that the first bit is set. Since setting the first bit reductions during multiplication are not possible, an early execution break can be avoided.

The same task has been implemented in hardware, using the efficient architecture described in [35]. Two implementations were chosen with two different reductions: B283 and B571.

In all tests, real power consumption was measured within the sensor nodes or the experimental board, instead of using the information of the corresponding datasheets.

5.1. Software-Based Approach. For the software-based approach, the standard microcontroller MSP430F5438 from Texas Instruments (TI) was used on two different
boards. The first one is the FeuerWhere Node from IHP (see Figure 5). The node is equipped with the MSP430 microcontroller, three different radio modules, two flash memories, and a USB to serial converter. The second board is the TI experimenter board [35].

The ECC operations were executed in a minimized firmware that initializes all hardware components and runs the tests in an infinite loop. All peripherals on the IHP node are disabled as far as possible. After disabling all peripherals, the node has a power consumption of 2.9 mA in sleep mode. The consumption is caused by nondeactivated debugging functions.

For measurements, start and stop of a single run are signalized via an external General Purpose IO (GPIO) to an external device. The external device—the TI experimenter board is also used here—captures the execution time. The measurement is implemented by using the watchdog timer, which is configured with a resolution of 2 ms.

The power consumption is captured with a digital multimeter "Agilent 34401A". The node is supplied by laboratory power supply that is set to a fixed voltage of 3.3 V. The DC/DC converter on the node is disabled, so that the input voltage for the microcontroller and peripherals is equal to the supply voltage. With this setup it is possible to measure the consumption of all components without any conversion overhead. The TI experimenter board—used for the comparative measurement—is supplied by USB and uses a DC/DC converter to generate the core voltage of 3.3 V. The board is equipped with a jumper to switch off the microcontroller supply. It lies inside the power supply lane to the microcontroller. Using this jumper makes feasible the measurement of the microcontroller power consumption only.

5.2. Reconfigurable Logic Setup. The reconfigurable version of the experimental setup is based on the Cookie platform. The FPGA Spartan 3 XC3S200 included in this platform is not large enough to implement the ECC-571. Consequently, a board with an extra XC2V2000 FPGA was attached to the Cookie (see Figure 6). The FPGA of the sensor node was dedicated only for communication purposes between the ADuC841 microcontroller and the Virtex 2 FPGA, while the ECC core was implemented in this external FPGA.

Additionally, the points of the curve are received using the ZigBee layer of the platform from another external Cookie, in order to set a real scenario. However, the power consumption of the communication layer was ignored for the purpose of this paper. The fact of having the external board constitutes an important overhead regarding the numerical results, but the setup is still a proof of the idea.

Dynamic reconfiguration was used to switch between the two available versions of the hardware core, implementing the elliptic curves B283 and the B571. In this setup, dynamic reconfiguration has been carried out using an external PC, for easiness, although it might be done from the node microcontroller.

6. Measurements

For a comparison of the pure software approach and the custom modular design the power consumption and execution time of both was measured. In this section, measurement results of the software implementation are shown first. The experimental setup explained in Section 5.1 is used and the implementation of ECC point multiplication of Section 4.1. Furthermore the software approach presented in the present work is compared with state-of-the art work to get a ranking of it.

After measuring the software approach, the same operation is run on the Cookie device and power consumption and execution time are captured. In addition to this, setup time of the FPGA was measured to get comparable values for the performance analysis.

6.1. Software Results. The test was executed with four different clock rates for the elliptic curves B163, B283, and B571.

In the tests the power consumption of the IHP node was measured. It was tested in two different execution modes. In the first mode the MSP430 was running in the Low Power Mode 4 (LPM4). In this mode all chip internal peripherals and clocks are disabled and the microcontroller is driven by an external 32 kHz clock. Leaving this mode is possible by generating an interrupt. In the second mode the controller was running at the main clock speed. In this mode four different tests were run to analyze the influence of the main clock speed on the overall power consumption. Tests were executed with the main clock speeds 1 MHz, 4 MHz, 8 MHz, and 16 MHz.

The power consumption in LPM4 is equal to 2.9 mA. In this mode, most of the power will be consumed by the on board peripherals. The microcontroller itself consumes only 41.2 μA in LPM4. This value was determined on the experimenter board, where it is possible to measure the microcontroller without any peripheral. Nevertheless the consumption is much higher than described in the microcontroller’s datasheet. TI specifies a power consumption of 1.69 μA in LPM4. In order to disable the peripherals like radios, flashes, and so forth, some pins have to be held on high level. This causes an additional consumption, which cannot be avoided.
Table 2: Measurement results of the scalar multiplication of EC points of curve B163, B283, and B571, executed on the MSP430F5438 on the IHP node.

<table>
<thead>
<tr>
<th>ECC</th>
<th>MHz</th>
<th>ECC CALC (mA)</th>
<th>Time (ms)</th>
<th>mAs</th>
<th>mWs (3.3 V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>B163</td>
<td>1</td>
<td>3.2</td>
<td>264208</td>
<td>845.47</td>
<td>2790.0</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>3.8</td>
<td>67272</td>
<td>255.63</td>
<td>843.6</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>4.6</td>
<td>33748</td>
<td>155.24</td>
<td>512.3</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>6.1</td>
<td>16904</td>
<td>103.11</td>
<td>340.3</td>
</tr>
<tr>
<td>B283</td>
<td>1</td>
<td>3.2</td>
<td>645356</td>
<td>2065.14</td>
<td>6815.0</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>3.8</td>
<td>164320</td>
<td>624.42</td>
<td>2060.6</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>4.6</td>
<td>82436</td>
<td>379.21</td>
<td>1251.4</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>6.1</td>
<td>41292</td>
<td>251.88</td>
<td>831.2</td>
</tr>
<tr>
<td>B571</td>
<td>1</td>
<td>0.30</td>
<td>2134901</td>
<td>6831.68</td>
<td>22544.6</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>0.90</td>
<td>543176</td>
<td>2064.07</td>
<td>6811.4</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>1.67</td>
<td>272608</td>
<td>1254.00</td>
<td>4138.2</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>3.24</td>
<td>136598</td>
<td>833.25</td>
<td>2749.7</td>
</tr>
</tbody>
</table>

Table 3: Measurement results of ECC multiplication on MSP430 without peripherals.

<table>
<thead>
<tr>
<th>ECC</th>
<th>MHz</th>
<th>ECC CALC (mA)</th>
<th>Time (ms)</th>
<th>mAs</th>
<th>mWs (3.3 V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>B163</td>
<td>1</td>
<td>0.30</td>
<td>264208</td>
<td>79.26</td>
<td>261.6</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>0.90</td>
<td>67272</td>
<td>60.54</td>
<td>199.8</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>1.67</td>
<td>33748</td>
<td>56.36</td>
<td>186.0</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>3.24</td>
<td>16904</td>
<td>54.77</td>
<td>180.7</td>
</tr>
<tr>
<td>B283</td>
<td>1</td>
<td>0.30</td>
<td>645356</td>
<td>193.61</td>
<td>638.9</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>0.90</td>
<td>164320</td>
<td>147.89</td>
<td>488.0</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>1.67</td>
<td>82436</td>
<td>137.67</td>
<td>454.3</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>3.24</td>
<td>41292</td>
<td>133.79</td>
<td>441.5</td>
</tr>
<tr>
<td>B571</td>
<td>1</td>
<td>0.30</td>
<td>2134901</td>
<td>640.47</td>
<td>2113.6</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>0.90</td>
<td>543176</td>
<td>488.86</td>
<td>1613.2</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>1.67</td>
<td>272608</td>
<td>455.26</td>
<td>1502.3</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>3.24</td>
<td>136598</td>
<td>442.58</td>
<td>1460.5</td>
</tr>
</tbody>
</table>

As shown in Table 2, the time needed to execute the ECC multiplication ranges from 17 s (B163 at 16 MHz) up to 2135 s (B571 at 1 MHz). Required energy ranges from 0.3 Ws to 22.5 Ws. The minimal execution time and the minimal energy consumption are reached at B163 at 1 MHz. The results show that reducing the clock speed does not improve the energy consumption. In addition, ECC operations on binary fields implemented in plain software and executed with a clock speed less than 8 MHz are not feasible for any application scenario.

In a second test setup, power consumption of the MSP430 without any peripheral was captured. The results are shown in Table 3.

The measurement on the experimenter board substantiates the expectation of the first test. The power consumption is reduced by the idle consumption of the IHP node. Again, the optimum is reached at 16 MHz. For all curves, the multiplication can be executed with a minimum of energy at this clock speed.

In Table 4 the performance of the scalar multiplication is compared with state-of-the art works. All the provided results have been performed under the same conditions. While in [16, 17, 39] 163-bit curves on binary fields are used, [16, 19] demonstrate the performance of ECC implementations for 160-bit curves on prime fields. All the results are based on a pure point multiplication, executed at 8 MHz processor speed on MSP430 microcontroller.

The provided solution in the present work is slower than other more optimized approaches. This is mainly due to the fact that the presented system is intended to be easily ported into a hardware design and require a very small memory footprint. Furthermore, the performance of the software implementation is comparable to [39], which is used for self-certified key establishment methodologies in WSNs. Generally, the performance of the other implementations is very similar to ours, which justifies the comparisons provided in this work.

Beyond that, the NanoECC implementation is optimized for processing speed and the MSP430F1611, which was used in [16], is an ultralow power device. At 8 MHz and a voltage of 3.3 V the microcontroller needs only 1.8 mA. So, the NanoECC and the MSP430 can be seen as the currently least power-consuming (1.872 mAs) software implementation for an EC point multiplication on 163-bit binary fields. But the low power consumption is achieved by using very large memory footprint. With 32.1 kB the algorithm requires 66.9% of the MSP430F1611s and 12.5% of the MSP430F5438s flash memory.

Furthermore as seen in Table 4 the performance of an optimized point multiplication is very similar in binary and prime fields, whereby the WM-ECC implementation extensively uses the hardware multiplier of the microcontroller. As a result of this investigation the least time for software implementation of a point multiplication on an ultra-low power microcontroller is tightly close to one second.

6.2. Hardware Results. The two hardware blocks mentioned before have been implemented in the attached FPGA, obtaining the area occupation results shown in Table 5. As it can be seen in this table, logic resources still remain available to implement other tasks in parallel.

Table 4: Performance comparison between state-of-the art works and the proposal in this paper.

<table>
<thead>
<tr>
<th>Curve Field</th>
<th>$kP$ Time (s)</th>
<th>ROM size (kB)</th>
<th>RAM size (kB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposal</td>
<td>33.7</td>
<td>5.7</td>
<td>2.3</td>
</tr>
<tr>
<td>Araz and Qi [39]</td>
<td>32.5</td>
<td>20</td>
<td>1.5</td>
</tr>
<tr>
<td>TinyECC [17]</td>
<td>9.9</td>
<td>12.5</td>
<td>1.3</td>
</tr>
<tr>
<td>NanoECC [16]</td>
<td>1.1</td>
<td>32.1</td>
<td>2.8</td>
</tr>
<tr>
<td>WM-ECC. [19]</td>
<td>0.74</td>
<td>13.8</td>
<td>1.3</td>
</tr>
<tr>
<td>NanoECC [16]</td>
<td>0.72</td>
<td>31.3</td>
<td>2.9</td>
</tr>
</tbody>
</table>
Table 5: Area occupation of the two implemented ECC cores on the Virtex-II FPGA.

<table>
<thead>
<tr>
<th>Core</th>
<th>Occupied Slices</th>
<th>4-Input LUTs</th>
<th>Equivalent Gates</th>
<th>Percentage of the FPGA %</th>
</tr>
</thead>
<tbody>
<tr>
<td>B283</td>
<td>7681</td>
<td>11086</td>
<td>98275</td>
<td>54.56</td>
</tr>
<tr>
<td>B571</td>
<td>14078</td>
<td>20263</td>
<td>180317</td>
<td>71</td>
</tr>
</tbody>
</table>

Table 6: Measurements of the ECC operation time, with different ECC cores and different key sizes for each core.

<table>
<thead>
<tr>
<th>Hardware Block</th>
<th>Size of the Key</th>
<th>Time (μs)</th>
<th>Comparative Percentage</th>
</tr>
</thead>
<tbody>
<tr>
<td>B283</td>
<td>163</td>
<td>360</td>
<td>10%</td>
</tr>
<tr>
<td></td>
<td>283</td>
<td>750</td>
<td>20.83%</td>
</tr>
<tr>
<td>B571</td>
<td>163</td>
<td>370</td>
<td>10.3%</td>
</tr>
<tr>
<td></td>
<td>283</td>
<td>720</td>
<td>20%</td>
</tr>
<tr>
<td></td>
<td>571</td>
<td>3600</td>
<td>100%</td>
</tr>
</tbody>
</table>

Table 7: Measurements of the dynamic and static power consumption of the DEMO setup, including the Cookie and the attached board.

<table>
<thead>
<tr>
<th>Hardware Block</th>
<th>Dynamic (mA)</th>
<th>Static (mA)</th>
<th>Difference (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>B283</td>
<td>206</td>
<td>110</td>
<td>96</td>
</tr>
<tr>
<td>B571</td>
<td>231</td>
<td>140</td>
<td>91</td>
</tr>
</tbody>
</table>

Table 8: Measurements of the dynamic and static power consumption of the DEMO setup, including only the attached board.

<table>
<thead>
<tr>
<th>Hardware Block</th>
<th>Dynamic (mA)</th>
<th>Static (mA)</th>
<th>Difference (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>B283</td>
<td>144</td>
<td>88</td>
<td>56</td>
</tr>
<tr>
<td>B571</td>
<td>180</td>
<td>123</td>
<td>57</td>
</tr>
</tbody>
</table>

Table 9: Reconfiguration time estimation of the Spartan3 FPGA.

<table>
<thead>
<tr>
<th>Hardware Block</th>
<th>Slices (CLB columns)</th>
<th>Reconfiguration Time (ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>B283</td>
<td>57</td>
<td>42.24</td>
</tr>
<tr>
<td>B571</td>
<td>109</td>
<td>80.77</td>
</tr>
</tbody>
</table>

Table 10: Power consumption estimation of the Reconfiguration of each Cipher Block.

<table>
<thead>
<tr>
<th>Hardware Block</th>
<th>Power Consumption (mAs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>B283</td>
<td>253</td>
</tr>
<tr>
<td>B571</td>
<td>484</td>
</tr>
</tbody>
</table>

In Table 6, execution time for the hardware blocks are shown. The working frequency of all the hardware is 25 MHz. Each HW version can calculate the ECC for the curve equal or less to its size. The B283 is smaller than the B571 version, because it uses smaller registers, busses, and so on. Consequently, regarding the execution time, all the possible combinations of HW block and key sizes have been evaluated.

In Table 7, the measured power consumption of the cores is shown. The power consumption percentage of the ECC283 implementation in comparison to the ECC571 is 89% of the dynamic consumption, and 78% of the Static one. It is remarkable that the difference of energy consumption between 283 and 571 implementations, even though it is not very high, is big enough to justify the reconfiguration of the HW in embedded systems.

In Table 8, a similar analysis has been done, isolating the power consumption of the attached board, that is, of the ECC algorithm itself.

According to Table 8, it is possible to observe that the dynamic configuration is even more justified, in order to minimize the power consumption.

The FPGA included in the attached board cannot be reconfigured using the microprocessor included in the Cookie board. As a result, the functional correctness of the reconfiguration has been carried out using the external PC. However, the timing and power consumption measurements of this approach cannot be extrapolated to the self-reconfigurable autonomous solution. Consequently, the cost of this approach has been estimated, using previously measured results. The reconfiguration time of each column of CLBs of the IHP FPGA, using the microprocessor in the node, is 741 ms. In spite that there is no enough area on the device to implement the cores, the number of columns that they would occupy on the FPGA is calculated, and used to estimate the reconfiguration time, shown in Table 9. This result is meaningful, since a similar Spartan3 family FPGA device with enough size can be integrated in the custom platform, resulting in comparable results. Regarding the power consumption, the current is set constantly, to 88 mA, while the working consumption is 82 mA. Consequently, the reconfiguration cost is 6 mA, independent of the content of the reconfiguration. The final power consumption will depend only on this value, and the reconfigured area. According to this, the power consumption of the process is shown in Table 10.

6.3. Analysis of the Results. Based on results of software and hardware tests shown in the previous subsection, an analysis can be done using a real application, in order to appropriately compare the different approaches.

A real application scenario, like the Elliptic Curve Digital Signature Algorithm (ECDSA), requires one multiplication for signing and two multiplications for verifying. In the best case—B163@16 MHz, the proposed software solution, needs 32 s for signing and 64 s for verifying. The performance optimized implementation of [16] needs more than one or two seconds for these operations, but this performance improvement is achieved with a 5.6 times larger memory footprint. In addition to this, the measurements with different clock speeds have demonstrated that the best energy balance can be reached at the maximum clock speed. The higher power consumption at this clock speed is compensated by shorter execution time. For real application scenarios, both implementations are only suitable with penalties.
In typical application scenarios, sensor nodes are mostly in LPM4, that is, idle mode. In the proposed application scenario, according to the results of the work presented in this paper, speed can be improved in order to use 370 $\mu$s in the signing step and 370 $\mu$s × 2 in the verification stage, for a similar ECDSA scenario. As it was expected, ciphering time using an HW accelerator is drastically reduced. However, in this paper, it has been shown that using an ECC scheme on a WSN HW platform is feasible, regarding to time execution. Moreover, with these values, the energy consumption is 55.6 $\mu$As, which is much smaller than the presented SW approach (103.11 mAs) and the optimized SW implementation (1.872 mAs) presented in [16]. This means 18 · 10$^6$ operations with a 2 Ah standard battery. So, in terms of power consumption, the FPGA-based approach is also feasible.

If this comparison were made for the ECC571, the results would still be better although not so good. In the SW approach, energy consumption is 833.25 mAs and in the HW case 0.8316 mAs, which is a notable improvement, taking into account execution. Moreover, this curve represents a really high level of security, and still is feasible in the WSN platform.

Considering these results, the FPGA plus $\mu$C approach is much more power efficient, taking into account that it is necessary to make the FPGA to go into sleep mode when no processing is required, or even shut it down.

Alternatively, if further processing is required, dynamic configurations are useful, since these HW resources may be reused for other tasks, or adapt one task to different levels of performance, energy consumption, quality, or similar figures. For instance, in the application demonstrator, it has been shown that passing form one ECC implementation into another one has a reconfiguration cost which is worth, since it is performed only once before using the ECC core, in order to have a flexible encryption system that adapts the security level required by the application to the minimum energy usage at all times. The reconfiguration cost is still lower than the software ECC implementations, both in terms of time and power consumption.

7. Conclusions

In this paper, an original implementation of an ECC HW core in wireless sensor networks for a partially and dynamically reconfigurable custom HW platform has been presented.

As a main conclusion of the work presented, it is possible to demonstrate that the HW/SW solution is much more energy efficient than an SW-based one, and even feasible to integrate it in a custom platform for WSNs. It has been demonstrated that a combination of a microcontroller plus FPGA is much faster and energy efficient than a memory footprint and performance optimized software solution.

The measurement results show that a hardware-based ECC implementation executed on an FPGA outperforms software implementations on a low-power microcontroller by at least three orders of magnitude, even when the energy needed to reconfigure the FPGA is taken into account.

Finally, dynamic reconfiguration of the FPGA to carry out other tasks while ciphering is not necessary, but could even further increase the value of the proposed framework for flexible security in WSNs.

For implementing an optimized design for FPGAs, an approach with a generic field multiplier and curve-specific reduction units is proposed as future work. The field multiplier can be used for all curves and is a static part of the FPGA design. The reduction units will be replaceable and will be loaded into the FPGA depending on the application needs. This design takes advantage of the speed, space, and energy optimized, specific design. The different reduction units can be store energy efficient in an external flash memory chip. The overhead in the FPGA for the generic field multiplier and the reload units would be minimal.

Acknowledgment

This work was supported partly by the ARTEMIS JU under the ARTEMIS-2008-100032 SMART project.

References


