L1 Data Cache Power Reduction using a Forwarding Predictor

Carazo Minguela, Pablo and Apolloni, Rubén and Castro, Fernando and Chaver, Daniel and Pinuel, Luis and Tirado, Francisco (2011). L1 Data Cache Power Reduction using a Forwarding Predictor. In: "20th international conference on Integrated circuit and system design: power and timing modeling, optimization and simulation (PATMOS) 2010", 07/09/2010 - 10/09/2010, Grenoble, Francia. ISBN 978-3-642-17751-4.

Description

Title: L1 Data Cache Power Reduction using a Forwarding Predictor
Author/s:
  • Carazo Minguela, Pablo
  • Apolloni, Rubén
  • Castro, Fernando
  • Chaver, Daniel
  • Pinuel, Luis
  • Tirado, Francisco
Item Type: Presentation at Congress or Conference (Article)
Event Title: 20th international conference on Integrated circuit and system design: power and timing modeling, optimization and simulation (PATMOS) 2010
Event Dates: 07/09/2010 - 10/09/2010
Event Location: Grenoble, Francia
Title of Book: Proceedings of the 20th international conference on Integrated circuit and system design: power and timing modeling, optimization and simulation (PATMOS) 2010
Date: 2011
ISBN: 978-3-642-17751-4
Volume: 6448
Subjects:
Faculty: E.U. de Informática (UPM)
Department: Informática Aplicada [hasta 2014]
Creative Commons Licenses: Recognition - No derivative works - Non commercial

Full text

[img]
Preview
PDF - Requires a PDF viewer, such as GSview, Xpdf or Adobe Acrobat Reader
Download (484kB) | Preview

Abstract

In most modern processor designs the L1 data cache has become a major consumer of power due to its increasing size and high frequency access rate. In order to reduce this power consumption, we propose in this paper a straightforward filtering technique. The mechanism is based on a highly accurate forwarding predictor that determines if a load instruction will take its corresponding data via forwarding from the load-store structure -thus avoiding the data cache access- or it should catch it from the data cache. Our simulation results show that 36% data cache power savings can be achieved on average, with a negligible performance penalty of 0.1%.

More information

Item ID: 9392
DC Identifier: http://oa.upm.es/9392/
OAI Identifier: oai:oa.upm.es:9392
Official URL: http://www.springerlink.com/content/f1042u582520p507/?CFID=53115660&CFTOKEN=31371469
Deposited by: Memoria Investigacion
Deposited on: 11 Nov 2011 08:39
Last Modified: 20 Apr 2016 17:49
  • Logo InvestigaM (UPM)
  • Logo GEOUP4
  • Logo Open Access
  • Open Access
  • Logo Sherpa/Romeo
    Check whether the anglo-saxon journal in which you have published an article allows you to also publish it under open access.
  • Logo Dulcinea
    Check whether the spanish journal in which you have published an article allows you to also publish it under open access.
  • Logo de Recolecta
  • Logo del Observatorio I+D+i UPM
  • Logo de OpenCourseWare UPM