Full text
Preview |
PDF
- Requires a PDF viewer, such as GSview, Xpdf or Adobe Acrobat Reader
Download (451kB) | Preview |
Serial or Parallel Linear-Assisted Switching Converter as Envelope Amplifier: Optimization and Comparison
Citation
Vasic, Miroslav and García Suárez, Oscar and Oliver Ramírez, Jesús Angel and Alou Cervera, Pedro and Cobos Márquez, José Antonio (2011). Serial or Parallel Linear-Assisted Switching Converter as Envelope Amplifier: Optimization and Comparison. In: "2011 IEEE Energy Conversion Congress and Exposition (ECCE)", 17/09/2011 - 22/09/2011, Phoenix, Arizona, EEUU. ISBN 978-1-4577-0542-7. pp. 1-18.
Description
| Title: | Serial or Parallel Linear-Assisted Switching Converter as Envelope Amplifier: Optimization and Comparison |
|---|---|
| Author/s: |
|
| Item Type: | Presentation at Congress or Conference (Article) |
| Event Title: | 2011 IEEE Energy Conversion Congress and Exposition (ECCE) |
| Event Dates: | 17/09/2011 - 22/09/2011 |
| Event Location: | Phoenix, Arizona, EEUU |
| Title of Book: | Proceedings of 2011 IEEE Energy Conversion Congress and Exposition (ECCE) |
| Date: | 2011 |
| ISBN: | 978-1-4577-0542-7 |
| Subjects: | |
| Faculty: | E.T.S.I. Industriales (UPM) |
| Department: | Automática, Ingeniería Electrónica e Informática Industrial [hasta 2014] |
| Creative Commons Licenses: | Recognition - No derivative works - Non commercial |
Abstract
This paper presents a theoretical analysis and an optimization method for envelope amplifier. Highly efficient envelope amplifiers based on a switching converter in parallel or series with a linear regulator have been analyzed and optimized. The results of the optimization process have been shown and these two architectures are compared regarding their complexity and efficiency. The optimization method that is proposed is based on the previous knowledge about the transmitted signal type (OFDM, WCDMA...) and it can be applied to any signal type as long as the envelope probability distribution is known. Finally, it is shown that the analyzed architectures have an inherent efficiency limit.
More information
| Item ID: | 13364 |
|---|---|
| DC Identifier: | https://oa.upm.es/13364/ |
| OAI Identifier: | oai:oa.upm.es:13364 |
| Official URL: | http://ieeexplore.ieee.org/xpl/articleDetails.jsp?... |
| Deposited by: | Memoria Investigacion |
| Deposited on: | 24 Oct 2012 10:24 |
| Last Modified: | 21 Apr 2016 12:41 |
