Full text
Preview |
PDF
- Requires a PDF viewer, such as GSview, Xpdf or Adobe Acrobat Reader
Download (19MB) | Preview |
Three-level cell topology for a multilevel power supply to achieve High
Citation
Díaz López, Daniel and Vasic, Miroslav and García Suárez, Oscar and Oliver Ramírez, Jesús Angel and Alou Cervera, Pedro and Prieto López, Roberto and Cobos Márquez, José Antonio (2012). Three-level cell topology for a multilevel power supply to achieve High. "IEEE Transactions on Circuits and Systems I: Regular Papers", v. 59 (n. 9); pp. 2147-2160. ISSN 1549-8328. https://doi.org/10.1109/TCSI.2012.2185307.
Description
| Title: | Three-level cell topology for a multilevel power supply to achieve High |
|---|---|
| Author/s: |
|
| Item Type: | Article |
| Título de Revista/Publicación: | IEEE Transactions on Circuits and Systems I: Regular Papers |
| Date: | September 2012 |
| ISSN: | 1549-8328 |
| Volume: | 59 |
| Subjects: | |
| Faculty: | E.T.S.I. Industriales (UPM) |
| Department: | Automática, Ingeniería Electrónica e Informática Industrial [hasta 2014] |
| Creative Commons Licenses: | Recognition - No derivative works - Non commercial |
Abstract
This paper presents an envelope amplifier solution for envelope elimination and restoration (EER), that consists of a series combination of a switch-mode power supply (SMPS), based on three-level voltage cells and a linear regulator. This cell topology offers several advantages over a previously presented envelope amplifier based on a different multilevel topology (two-level voltage cells). The topology of the multilevel converter affects to the whole design of the envelope amplifier and a comparison between both design alternatives regarding the size, complexity and the efficiency of the solution is done. Both envelope amplifier solutions have a bandwidth of 2 MHz with an instantaneous maximum power of 50 W. It is also analyzed the linearity of the three-level cell solution, with critical importance in the EER technique implementation. Additionally, considerations to optimize the design of the envelope amplifier and experimental comparison between both cell topologies are included.
More information
| Item ID: | 15956 |
|---|---|
| DC Identifier: | https://oa.upm.es/15956/ |
| OAI Identifier: | oai:oa.upm.es:15956 |
| DOI: | 10.1109/TCSI.2012.2185307 |
| Official URL: | http://ieeexplore.ieee.org/xpl/articleDetails.jsp?... |
| Deposited by: | Memoria Investigacion |
| Deposited on: | 17 Dec 2013 20:03 |
| Last Modified: | 04 Mar 2015 16:05 |
