Full text
|
PDF
- Requires a PDF viewer, such as GSview, Xpdf or Adobe Acrobat Reader
Download (237kB) | Preview |
Top-down methodology employing hardware description languages (HDLs) for designing digital control in power converters
Citation
Laguna Ruiz, Leonardo and Prieto López, Roberto and Oliver Ramírez, Jesús Angel and Cobos Márquez, José Antonio (2008). Top-down methodology employing hardware description languages (HDLs) for designing digital control in power converters. In: "11th IEEE International Conference on Power Electronics (CIEP 2008)", 24/08/2008-27/08/2008, Cuernavaca (México). ISBN 978-1-4244-2718-5. pp. 133-137.
Description
| Title: | Top-down methodology employing hardware description languages (HDLs) for designing digital control in power converters |
|---|---|
| Author/s: |
|
| Item Type: | Presentation at Congress or Conference (Article) |
| Event Title: | 11th IEEE International Conference on Power Electronics (CIEP 2008) |
| Event Dates: | 24/08/2008-27/08/2008 |
| Event Location: | Cuernavaca (México) |
| Title of Book: | Power Electronics Congress, 2008. CIEP 2008. 11th IEEE International |
| Date: | 2008 |
| ISBN: | 978-1-4244-2718-5 |
| Subjects: | |
| Faculty: | E.T.S.I. Industriales (UPM) |
| Department: | Automática, Ingeniería Electrónica e Informática Industrial [hasta 2014] |
| Creative Commons Licenses: | Recognition - No derivative works - Non commercial |
Abstract
This paper presents a research line oriented to develop methodologies that takes advantage of hardware description languages in order to simplify the design of power converters that employ digital control techniques. The methodology focuses on setting the adequate communications among subsystems in order to simplify the change of the levels of abstraction of the subsystem’s models (from the conceptual level to the actual electric + synthesizable code). Changing the level of abstraction in the design process pretends: first to provide useful models at early designing steps; second, to optimize the simulation of the system, and at same time optimize the verification step.
More information
| Item ID: | 3408 |
|---|---|
| DC Identifier: | https://oa.upm.es/3408/ |
| OAI Identifier: | oai:oa.upm.es:3408 |
| Official URL: | http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=4648127 |
| Deposited by: | Memoria Investigacion |
| Deposited on: | 22 Jun 2010 08:04 |
| Last Modified: | 20 Apr 2016 12:56 |
