Full text
Preview |
PDF
- Requires a PDF viewer, such as GSview, Xpdf or Adobe Acrobat Reader
Download (2MB) | Preview |
Salvador Perea, Rubén ORCID: https://orcid.org/0000-0002-0021-5808, Moreno González, Félix Antonio
ORCID: https://orcid.org/0000-0001-5609-0189, Riesgo Alcaide, Teresa
ORCID: https://orcid.org/0000-0003-0532-8681 and Sekanina, Lukás
(2010).
Evolutionary Approach to Improve Wavelet Transforms for Image Compression in Embedded Systems.
"EURASIP Journal on Advances in Signal Processing", v. 2011
(n. 973806);
pp. 1-20.
ISSN 1687-6172.
https://doi.org/10.1155/2011/973806.
Title: | Evolutionary Approach to Improve Wavelet Transforms for Image Compression in Embedded Systems |
---|---|
Author/s: |
|
Item Type: | Article |
Título de Revista/Publicación: | EURASIP Journal on Advances in Signal Processing |
Date: | January 2010 |
ISSN: | 1687-6172 |
Volume: | 2011 |
Subjects: | |
Faculty: | E.T.S.I. Industriales (UPM) |
Department: | Automática, Ingeniería Electrónica e Informática Industrial [hasta 2014] |
Creative Commons Licenses: | Recognition - No derivative works - Non commercial |
Preview |
PDF
- Requires a PDF viewer, such as GSview, Xpdf or Adobe Acrobat Reader
Download (2MB) | Preview |
A bioinspired, evolutionary algorithm for optimizing wavelet transforms oriented to improve image compression in embedded systems is proposed, modelled, and validated here. A simplified version of an Evolution Strategy, using fixed point arithmetic and a hardware-friendly mutation operator, has been chosen as the search algorithm. Several cutdowns on the computing requirements have been done to the original algorithm, adapting it for an FPGA implementation. The work presented in this paper describes the algorithm as well as the test strategy developed to validate it, showing several results in the effort to find a suitable set of parameters that assure the success in the evolutionary search. The results show how high-quality transforms are evolved from scratch with limited precision arithmetic and a simplified algorithm. Since the intended deployment platform is an FPGA, HW/SW partitioning issues are also considered as well as code profiling accomplished to validate the proposal, showing some preliminary results of the proposed hardware architecture.
Item ID: | 6848 |
---|---|
DC Identifier: | https://oa.upm.es/6848/ |
OAI Identifier: | oai:oa.upm.es:6848 |
DOI: | 10.1155/2011/973806 |
Official URL: | http://www.hindawi.com/journals/asp/2011/973806/re... |
Deposited by: | Memoria Investigacion |
Deposited on: | 06 May 2011 07:55 |
Last Modified: | 23 Feb 2017 17:32 |