Power Measurement Methodology for FPGA Devices

Jevtic, Ruzica y Carreras Vaquer, Carlos (2011). Power Measurement Methodology for FPGA Devices. "IEEE Transactions on Instrumentation and Measurement", v. 60 (n. 1); pp. 237-247. ISSN 0018-9456. https://doi.org/10.1109/TIM.2010.2047664.

Descripción

Título: Power Measurement Methodology for FPGA Devices
Autor/es:
  • Jevtic, Ruzica
  • Carreras Vaquer, Carlos
Tipo de Documento: Artículo
Título de Revista/Publicación: IEEE Transactions on Instrumentation and Measurement
Fecha: 2011
Volumen: 60
Materias:
Escuela: E.T.S.I. Telecomunicación (UPM)
Departamento: Ingeniería Electrónica
Licencias Creative Commons: Reconocimiento - Sin obra derivada - No comercial

Texto completo

[img]
Vista Previa
PDF (Document Portable Format) - Se necesita un visor de ficheros PDF, como GSview, Xpdf o Adobe Acrobat Reader
Descargar (1MB) | Vista Previa

Resumen

The efficiency of power optimization tools depends on information on design power provided by the power estimation models. Power models targeting different power groups can enable fast identification of the most power consuming parts of design and their properties. The accuracy of these estimation models is highly dependent on the accuracy of the method used for their characterization. The highest precision is achieved by using physical onboard measurements. In this paper, we present a measurement methodology that is primarily aimed at calibrating and validating high-level dynamic power estimation models. The measurements have been carefully designed to enable the separation of the interconnect power from the logic power and the power of the clock circuitry, so that each of these power groups can be used for the corresponding model validation. The standard measurement uncertainty is lower than 2% of the measured value even with a very small number of repeated measurements. Additionally, the accuracy of a commercial low-level power estimation tool has been also assessed for comparison purposes. The results indicate that the tool is not suitable for power estimation of data path-oriented designs.

Más información

ID de Registro: 11621
Identificador DC: http://oa.upm.es/11621/
Identificador OAI: oai:oa.upm.es:11621
Identificador DOI: 10.1109/TIM.2010.2047664
URL Oficial: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5475274
Depositado por: Memoria Investigacion
Depositado el: 10 Jul 2012 11:01
Ultima Modificación: 20 Abr 2016 19:38
  • Open Access
  • Open Access
  • Sherpa-Romeo
    Compruebe si la revista anglosajona en la que ha publicado un artículo permite también su publicación en abierto.
  • Dulcinea
    Compruebe si la revista española en la que ha publicado un artículo permite también su publicación en abierto.
  • Recolecta
  • e-ciencia
  • Observatorio I+D+i UPM
  • OpenCourseWare UPM