Functional validation of MB-OFDM system using HW-in the loop

Liang, Guixuan and He, Danping and Portilla Berrueco, Jorge and Riesgo Alcaide, Teresa (2012). Functional validation of MB-OFDM system using HW-in the loop. In: "27th Conference on Design of Circuits and Integrated Systems (DCIS)", 28/11/2012 - 30/11/2012, Avignon (France). pp. 131-136.

Description

Title: Functional validation of MB-OFDM system using HW-in the loop
Author/s:
  • Liang, Guixuan
  • He, Danping
  • Portilla Berrueco, Jorge
  • Riesgo Alcaide, Teresa
Item Type: Presentation at Congress or Conference (Article)
Event Title: 27th Conference on Design of Circuits and Integrated Systems (DCIS)
Event Dates: 28/11/2012 - 30/11/2012
Event Location: Avignon (France)
Title of Book: Proceedings of DCIS 2012: 27th conference on design of circuits and integrated systems
Date: November 2012
Subjects:
Faculty: Centro de Electrónica Industrial (CEI) (UPM)
Department: Otro
Creative Commons Licenses: Recognition - No derivative works - Non commercial

Full text

[img] PDF - Users in campus UPM only - Requires a PDF viewer, such as GSview, Xpdf or Adobe Acrobat Reader
Download (2MB)

Abstract

Functional validation of complex digital systems is a hard and critical task in the design flow. In particular, when dealing with communication systems, like Multiband Orthogonal Frequency Division Multiplexing Ultra Wideband (MB-OFDM UWB), the design decisions taken during the process have to be validated at different levels in an easy way. In this work, a unified algorithm-architecture-circuit co-design environment for this type of systems, to be implemented in FPGA, is presented. The main objective is to find an efficient methodology for designing a configurable optimized MB-OFDM UWB system by using as few efforts as possible in verification stage, so as to speed up the development period. Although this efficient design methodology is tested and considered to be suitable for almost all types of complex FPGA designs, we propose a solution where both the circuit and the communication channel are tested at different levels (algorithmic, RTL, hardware device) using a common testbench.

More information

Item ID: 20884
DC Identifier: http://oa.upm.es/20884/
OAI Identifier: oai:oa.upm.es:20884
Official URL: http://www.lirmm.fr/dcis2012/index.php
Deposited by: Memoria Investigacion
Deposited on: 13 Nov 2013 14:20
Last Modified: 22 Sep 2014 11:21
  • Logo InvestigaM (UPM)
  • Logo GEOUP4
  • Logo Open Access
  • Open Access
  • Logo Sherpa/Romeo
    Check whether the anglo-saxon journal in which you have published an article allows you to also publish it under open access.
  • Logo Dulcinea
    Check whether the spanish journal in which you have published an article allows you to also publish it under open access.
  • Logo de Recolecta
  • Logo del Observatorio I+D+i UPM
  • Logo de OpenCourseWare UPM