Texto completo
Vista Previa |
PDF (Portable Document Format)
- Se necesita un visor de ficheros PDF, como GSview, Xpdf o Adobe Acrobat Reader
Descargar (881kB) | Vista Previa |
Development of Brain-Computer Interfaces using Evolvable Hardware
Cita
López, Blanca, Mora, Javier, Mansanet, Pablo, Torre Arnanz, Eduardo de la 
ORCID: https://orcid.org/0000-0001-5697-0573 and Riesgo Alcaide, Teresa ORCID: https://orcid.org/0000-0003-0532-8681
(2014).
Development of Brain-Computer Interfaces using Evolvable Hardware.
En: "2014 Conference on Design and Architectures for Signal and Image Processing (DASIP)", 08-10 oct 2014, Madrid (Spain). ISBN 979-10-92279-06-1. p. 1.
ORCID: https://orcid.org/0000-0001-5697-0573 and Riesgo Alcaide, Teresa ORCID: https://orcid.org/0000-0003-0532-8681
(2014).
Development of Brain-Computer Interfaces using Evolvable Hardware.
En: "2014 Conference on Design and Architectures for Signal and Image Processing (DASIP)", 08-10 oct 2014, Madrid (Spain). ISBN 979-10-92279-06-1. p. 1.
Descripción
| Título: | Development of Brain-Computer Interfaces using Evolvable Hardware |
|---|---|
| Autor/es: |
|
| Tipo de Documento: | Ponencia en Congreso o Jornada (Póster) |
| Título del Evento: | 2014 Conference on Design and Architectures for Signal and Image Processing (DASIP) |
| Fechas del Evento: | 08-10 oct 2014 |
| Lugar del Evento: | Madrid (Spain) |
| Título del Libro: | 2014 Conference on Design and Architectures for Signal and Image Processing (DASIP) |
| Fecha: | 2014 |
| ISBN: | 979-10-92279-06-1 |
| Materias: | |
| ODS: | |
| Escuela: | E.T.S.I. Industriales (UPM) |
| Departamento: | Automática, Ingeniería Eléctrica y Electrónica e Informática Industrial |
| Licencias Creative Commons: | Reconocimiento - Sin obra derivada - No comercial |
Resumen
Brain-Computer Interfaces are usually tackled from a medical point of view, correlating observed phenomena to physical facts known about the brain. Existing methods of classification lie in the application of deterministic algorithms and depend on certain degree of knowledge about the underlying phenomena so as to process data. In this demo, different architectures for an evolvable hardware classifier implemented on an FPGA are proposed, in line with the objective of generalizing evolutionary algorithms regardless of the application.
Más información
| ID de Registro: | 37019 |
|---|---|
| Identificador DC: | https://oa.upm.es/37019/ |
| Identificador OAI: | oai:oa.upm.es:37019 |
| URL Oficial: | http://ecsi.org/dasip-2014 |
| Depositado por: | Memoria Investigacion |
| Depositado el: | 10 Mar 2016 16:12 |
| Ultima Modificación: | 10 Mar 2016 16:12 |
Acciones
- Estadísticas
- Exportar cita
- Editar (sólo personal del Archivo)
