Memory isolation in many-core embedded systems

Zamorano Flores, Juan Rafael ORCID: https://orcid.org/0000-0002-6006-4335 and Puente Alfaro, Juan Antonio de la ORCID: https://orcid.org/0000-0002-7673-9835 (2014). Memory isolation in many-core embedded systems. En: "2nd Workshop on High-performance and Real-time Embedded SystemsProc. HIRES 2014.", 20-22 Jan 2014, Viena, Austria. pp. 1-11.

Descripción

Título: Memory isolation in many-core embedded systems
Autor/es:
Tipo de Documento: Ponencia en Congreso o Jornada (Sin especificar)
Título del Evento: 2nd Workshop on High-performance and Real-time Embedded SystemsProc. HIRES 2014.
Fechas del Evento: 20-22 Jan 2014
Lugar del Evento: Viena, Austria
Fecha: 2014
Materias:
ODS:
Palabras Clave Informales: Embedded systems; Mixed-criticality systems; Integrated modular avionics; Many-core real-time systems
Escuela: E.T.S. de Ingenieros Informáticos (UPM)
Departamento: Arquitectura y Tecnología de Sistemas Informáticos
Licencias Creative Commons: Reconocimiento - Sin obra derivada - No comercial

Texto completo

[thumbnail of INVE_MEM_2014_198563.pdf]
Vista Previa
PDF (Portable Document Format) - Se necesita un visor de ficheros PDF, como GSview, Xpdf o Adobe Acrobat Reader
Descargar (161kB) | Vista Previa

Resumen

The current approach to developing mixed-criticality sys- tems is by partitioning the hardware resources (processors, memory and I/O devices) among the different applications. Partitions are isolated from each other both in the temporal and the spatial domain, so that low-criticality applications cannot compromise other applications with a higher level of criticality in case of misbehaviour. New architectures based on many-core processors open the way to highly parallel systems in which each partition can be allocated to a set of dedicated proces- sor cores, thus simplifying partition scheduling and temporal separation. Moreover, spatial isolation can also benefit from many-core architectures, by using simpler hardware mechanisms to protect the address spaces of different applications. This paper describes an architecture for many- core embedded partitioned systems, together with some implementation advice for spatial isolation.

Proyectos asociados

Tipo
Código
Acrónimo
Responsable
Título
Gobierno de España
TIN2011-28567-C03-01
Sin especificar
Sin especificar
Project HIPARTES
FP7
IST 287702
Sin especificar
Sin especificar
Project MultiPARTES

Más información

ID de Registro: 37151
Identificador DC: https://oa.upm.es/37151/
Identificador OAI: oai:oa.upm.es:37151
URL Oficial: http://www.cister.isep.ipp.pt/events/hipeac_2014/
Depositado por: Memoria Investigacion
Depositado el: 10 Sep 2015 10:27
Ultima Modificación: 10 Sep 2015 10:27