A Systematic Process for Implementing Gateways for Test Tools

Díaz Fernández, Jessica; Yagüe Panadero, Agustín y Garbajosa Sopeña, Juan (2009). A Systematic Process for Implementing Gateways for Test Tools. En: "16th Annual IEEE International Conference and Workshop on the Engineering of Computer Based Systems", 14/04/2009 - 16/04/2009, San Francisco, California, USA. ISBN 978-0-7695-3602-6.

Descripción

Título: A Systematic Process for Implementing Gateways for Test Tools
Autor/es:
  • Díaz Fernández, Jessica
  • Yagüe Panadero, Agustín
  • Garbajosa Sopeña, Juan
Tipo de Documento: Ponencia en Congreso o Jornada (Artículo)
Título del Evento: 16th Annual IEEE International Conference and Workshop on the Engineering of Computer Based Systems
Fechas del Evento: 14/04/2009 - 16/04/2009
Lugar del Evento: San Francisco, California, USA
Título del Libro: Proceedings of 16th Annual IEEE International Conference and Workshop on the Engineering of Computer Based Systems
Fecha: 2009
ISBN: 978-0-7695-3602-6
Materias:
Escuela: E.U. de Informática (UPM) [antigua denominación]
Departamento: Organización y Estructura de la Información [hasta 2014]
Licencias Creative Commons: Reconocimiento - Sin obra derivada - No comercial

Texto completo

[img]
Vista Previa
PDF (Document Portable Format) - Se necesita un visor de ficheros PDF, como GSview, Xpdf o Adobe Acrobat Reader
Descargar (856kB) | Vista Previa

Resumen

Test automation is facing a new challenge because tools, as well as having to provide conventional test functionalities, must be capable to interact with ever more heterogeneous complex systems under test (SUT). The number of existing software interfaces to access these systems is also a growing number. The problem cannot be analyzed only from a technical or engineering perspective; the economic perspective is as important. This paper presents a process to systematically implement gateways which support the communication between test tools and SUTs with a reduced cost. The proposed solution does not preclude any interface protocol at the SUT side. This process is supported using a generic architecture of a gateway defined on top of OSGi. Any test tool can communicate with the gateway through a unique defined interface. To communicate the gateway and the SUT, basically, the driver corresponding to the SUT software interface has to be loaded.

Más información

ID de Registro: 5627
Identificador DC: http://oa.upm.es/5627/
Identificador OAI: oai:oa.upm.es:5627
URL Oficial: http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4839232
Depositado por: Memoria Investigacion
Depositado el: 17 Ene 2011 08:39
Ultima Modificación: 20 Abr 2016 14:23
  • Open Access
  • Open Access
  • Sherpa-Romeo
    Compruebe si la revista anglosajona en la que ha publicado un artículo permite también su publicación en abierto.
  • Dulcinea
    Compruebe si la revista española en la que ha publicado un artículo permite también su publicación en abierto.
  • Recolecta
  • e-ciencia
  • Observatorio I+D+i UPM
  • OpenCourseWare UPM