Texto completo
Vista Previa |
PDF (Portable Document Format)
- Se necesita un visor de ficheros PDF, como GSview, Xpdf o Adobe Acrobat Reader
Descargar (340kB) | Vista Previa |
A BDD proposal for Probabilistic Switching Activity Estimation
Cita
Machado Sánchez, Felipe, Torroja Fungairiño, Yago 
ORCID: https://orcid.org/0000-0002-3557-3787 and Riesgo Alcaide, Teresa ORCID: https://orcid.org/0000-0003-0532-8681
(2009).
A BDD proposal for Probabilistic Switching Activity Estimation.
En: "International Conference on Design of Circuits and Integrated Systems (DCIS)", 12/11/2008-14/11/2008, Grenobel, Francia. ISBN 978-2-84813-124-5.
ORCID: https://orcid.org/0000-0002-3557-3787 and Riesgo Alcaide, Teresa ORCID: https://orcid.org/0000-0003-0532-8681
(2009).
A BDD proposal for Probabilistic Switching Activity Estimation.
En: "International Conference on Design of Circuits and Integrated Systems (DCIS)", 12/11/2008-14/11/2008, Grenobel, Francia. ISBN 978-2-84813-124-5.
Descripción
| Título: | A BDD proposal for Probabilistic Switching Activity Estimation |
|---|---|
| Autor/es: |
|
| Tipo de Documento: | Ponencia en Congreso o Jornada (Artículo) |
| Título del Evento: | International Conference on Design of Circuits and Integrated Systems (DCIS) |
| Fechas del Evento: | 12/11/2008-14/11/2008 |
| Lugar del Evento: | Grenobel, Francia |
| Título del Libro: | Proceedings of XXIII International Conference on Design of Circuits and Integrated Systems (DCIS) |
| Fecha: | 2009 |
| ISBN: | 978-2-84813-124-5 |
| Materias: | |
| ODS: | |
| Palabras Clave Informales: | Switching activity, power estimation, BDD, binary decision diagram |
| Escuela: | E.T.S.I. Industriales (UPM) |
| Departamento: | Automática, Ingeniería Electrónica e Informática Industrial [hasta 2014] |
| Licencias Creative Commons: | Reconocimiento - Sin obra derivada - No comercial |
Resumen
Switching activity computation is a essential stage for dynamic power estimation. Binary decision diagrams (BDD) are widely used in probabilistic activity estimation. However, the BDD size used for switching activity increases significantly in respect to the logic function BDDs. In this paper we propose a new BDD structure for activity computations in which important size reductions are achieved with no accuracy loss. The proposal includes the definition of a BDD activity operator. This operator has been implemented in a BDD package and then, in an automated tool. This implementation has permitted the analysis of several circuits and has corroborated the size reductions and the accuracy of the results
Más información
| ID de Registro: | 3343 |
|---|---|
| Identificador DC: | https://oa.upm.es/3343/ |
| Identificador OAI: | oai:oa.upm.es:3343 |
| URL Oficial: | http://www.dcis.org |
| Depositado por: | Memoria Investigacion |
| Depositado el: | 25 Mar 2011 09:46 |
| Ultima Modificación: | 20 Abr 2016 12:53 |
Acciones
- Estadísticas
- Exportar cita
- Editar (sólo personal del Archivo)
